

643,104

WORLD INTELLECTUAL PROPERTY ORGANIZATION



INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

G06F 9/318 A2 (43) International Publication Date: 31 July 1997 (31.07.97)	(51) International Patent Classification 6:		(11) International Publication Number:	WO 97/27537
	G06F 9/318	A2	(43) International Publication Date:	31 July 1997 (31.07.97)

US

(21) International Application Number: PCT/US97/01307

(22) International Filing Date: 23 January 1997 (23.01.97)

(30) Priority Data: 60/010,527 24 January 1996 (24.01.96) US

2 May 1996 (02.05.96)

(71) Applicant: SUN MICROSYSTEMS, INC. [US/US]; 2550
Garcia Avenue, Mountain View, CA 94043-1100 (US).

(72) Inventors: TREMBLAY, Marc; Apartment #3, 801 Waverley Street, Palo Alto, CA 94301 (US). O'CONNOR, James, Michael; 345 Ruth Avenue, Mountain View, CA 94043 (US).

(74) Agents: GUNNISON, Forrest, E. et al.; Skjerven, Morrill, MacPherson, Franklin & Friel, Suite 700, 25 Metro Drive, San Jose, CA 95110 (US).

(81) Designated States: CN, JP, KR, European patent (AT, BE, CH, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE)

Published


Without international search report and to be republished upon receipt of that report.

(54) Title: A PROCESSOR FOR EXECUTING INSTRUCTION SETS RECEIVED FROM A NETWORK OR FROM A LOCAL MEMORY

(57) Abstract

ċ

A dual instruction set processor can decode and execute both code received from a network and other code supplied from a local memory. Thus, the dual instruction set processor is capable of executing two different types of instructions, from two different sources, permitting the dual instruction set processor to have maximum efficiency. A computer system with the foregoing described dual instruction set processor, a local memory, and a communication interface device, such as a modern, for connection to a network, such as the Internet or an intranet, can be optimized to execute, for example, JAVA code from the network, and to execute non-JAVA code stored locally, or on the network but in a trusted environment or an authorized environment.



FOR THE PURPOSES OF INFORMATION ONLY

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

AM	Armenia	GB	United Kingdom	MW	A4.4
AT	Austria	GE	Georgia		Malawi
AU	Australia	GN	Guinea	MX	Mexico
BB	Barbados	GR	Greece	NE	Niger
BE	Belgium	HU	Hungary	NL NO	Netherlands
BF	Burkina Faso	1E	Ireland		Norway
BG	Bulgaria	IT.	lialy	NZ	New Zealand
BJ	Benin	JP	•	PL T	Poland
BR	Brazil	KE	Japan	PT	Portugal
BY	Belanus		Kenya	RO	Romania
CA	Canada	KG	Kyrgystan	RU	Russian Federation
CF		KP	Democratic People's Republic	SD	Sudan
CG	Central African Republic		of Korea	SE	Sweden
	Congo	KR	Republic of Korea	SG	Singapore
CH	Switzerland	KZ	Kazakhstan	SI	Slovenia
CI	Côte d'Ivoire	LI	Liechtenstein	SK	Slovakia
CM	Cameroon	LK	Sri Lanka	SN	Senegal
CN	China	LR	Liberia	SZ.	Swaziland
CS	Czechoslovakia	LT	Lithuania	TD	Chad
CZ	Czech Republic	LU	Luxembourg	TG	Togo
DΕ	Germany	LV	Latvia	ŢĴ	Tajikistan
DK	Denmark	MC	Monaco	ΪŢ	Trinidad and Tobago
EE	Estonia	MD	Republic of Moldova	UA	Ukraine
ES	Spain	MG	Madagascar	UG	Uganda
Fī	Finland	ML	Mali	US	United States of America
FR	France	MN	Mongolia	UZ	
GA	Gabon	MR	Mauritania	VN	Uzbekistan Viet Nam

A PROCESSOR FOR EXECUTING INSTRUCTION SETS RECEIVED FROM A NETWORK OR FROM A LOCAL MEMORY

5 REFERENCE TO Appendix I

A portion of the disclosure of this patent document including Appendix I, The JAVA Virtual Machine Specification and Appendix A thereto, contains material which is subject to copyright protection. The copyright owner has no objection to the facsimile reproduction by anyone of the patent document or the patent disclosure, as it appears in the U.S. Patent and Trademark Office patent files or records, but otherwise reserves all copyright rights whatsoever.

15

20

25

30

10

BACKGROUND OF THE INVENTION

Field of the Invention

The present invention relates generally to computer and information systems and, in particular, to an enhanced processor and computer system for executing instruction sets from both local memory and networks such as the Internet or intranets.

Discussion of Related Art

Many individuals and organizations in the computer and communications industries tout the Internet as the fastest growing market on the planet. In the 1990s, the number of users of the Internet appears to be growing exponentially with no end in sight. In June of 1995, an estimated 6,642,000 hosts were connected to the Internet; this represented an increase from an estimated 4,852,000 hosts in January, 1995. The number of hosts appears to be growing at around 75% per year. Among the hosts, there were approximately 120,000 networks and over 27,000 web servers. The number of web servers appears to be approximately doubling every 53 days.

In July 1995, with over 1,000,000 active Internet

10

15

20

25

30

35

users, over 12,505 usenet news groups, and over 10,000,000 usenet readers, the Internet appears to be destined to explode into a very large market for a wide variety of information and multimedia services.

In addition, to the public carrier network or Internet, many corporations and other businesses are shifting their internal information systems onto an intranet as a way of more effectively sharing information within a corporate or private network. infrastructure for an intranet is an internal network connecting servers and desktops, which may or may not be connected to the Internet through a firewall. intranets provide services to desktops via standard open network protocols which are well established in the Intranets provide many benefits to the industry. enterprises which employ them, such as simplified internal information management and improved internal communication using the browser paradigm. Integrating Internet technologies with a company's enterprise infrastructure and legacy systems also leverages existing technology investment for the party employing intranet. As discussed above, intranets and the Internet are closely related, with intranets being used for internal and secure communications within the business and the Internet being used for external transactions between the business and the outside world. purposes of this document, the term "networks" includes and intranets. However, the Internet distinction between the Internet and an intranet should be born in mind where applicable.

In 1990, programmers at Sun Microsystems wrote a universal programming language. This language was eventually named the JAVA programming language. (JAVA is a trademark of Sun Microsystems of Mountain View, CA.) The JAVA programming language resulted from programming efforts which initially were intended to be coded in the

15

20

25

30

35

C++ programming language; therefore, the JAVA programming language has many commonalities with the C++ programming language. However, the JAVA programming language is a simple, object-oriented, distributed, interpreted yet high performance, robust yet safe, secure, dynamic, architecture neutral, portable, and multi-threaded language.

The JAVA programming language has emerged as the programming language of choice for the Internet as many large hardware and software companies have licensed it from Sun Microsystems. The JAVA programming language and environment is designed to solve a number of problems in modern programming practice. The JAVA programming language omits many rarely used, poorly understood, and confusing features of the C++ programming language. These omitted features primarily consist of operator overloading. multiple inheritance, and extensive The JAVA programming language automatic coercions. includes automatic garbage collection that simplifies the task of programming because it is no longer necessary to allocated and free memory as in the C programming language. The JAVA programming language restricts the use of pointers as defined in the C programming language, and instead has true arrays in which array bounds are explicitly checked, thereby eliminating vulnerability to many viruses and nasty bugs. The JAVA programming language includes objective-C interfaces and specific exception handlers.

The JAVA programming language has an extensive library of routines for coping easily with TCP/IP protocol (Transmission Control Protocol based on Internet protocol), HTTP (Hypertext Transfer Protocol) and FTP (File Transfer Protocol). The JAVA programming language is intended to be used in networked/distributed environments. The JAVA programming language enabled the construction of virus-free, tamper-free systems. The

10

15

20

25

30

35

authentication techniques are based on public-key encryption.

SUMMARY OF THE INVENTION

The present invention is a processor that is decode designed and execute virtual machine instructions, e.g., a set of instructions for a virtual computing machine architecture, received from a network. However, the processor also has the capability to decode and execute a second set of computer instructions that are supplied, for example, from a local memory. second set of computer instructions are for a computer processor architecture that is different from the virtual computing machine architecture. This concept of a processor capable of executing two different set of instructions, from two different sources, permits the processor to have maximum efficiency in executing applications performing various functions.

The present invention includes a computer system with the foregoing described processor, a local memory, and a communication interface device, such as a modem, for connection to a network, such as the Internet or an intranet. Finally, the present invention encompasses a method for compiling an application written in the JAVA source code program permitting the compiled code to be executed with or without security features such as array bounds verification, depending upon whether the compiled code is to be passed over a network and executed, or is to be retrieved from a trusted environment, such as a local memory, and executed.

In one embodiment, the virtual machine instructions are processed by a translation unit. The translation unit converts each virtual machine instruction into a native instruction, native instructions, or a microcode routine for an execution unit of a conventional processor such as the Sun Microsystems SPARC family, Digital

Equipment Corporation Alpha, Silicon Graphics MIPS family, Motorola/IBM/Apple Power PC family, or Intel x86 and iA4 families of processors. Thus, the virtual machine instructions in a first example are translated to native instructions for a RISC processor; in a second example are translated to native instructions for a CISC processor; and in a third example are translated to a VLIW (very long instruction word) processor. of these examples, the native instructions from the translation unit are decoded by a conventional decode unit and the decoded native instructions are executed by a conventional execution unit. Alternatively, if the translation unit provides a microcode routine for a virtual machine instruction or set of virtual machine instructions, the instruction decoder is bypassed and the microcode routine executed directly is conventional execution unit.

In another embodiment, the processor of invention is configured to communicatively connect to a network and to a local memory. A first instruction decoder of the processor is configured to decode a first plurality of instructions in a first set of instructions. A second instruction decoder of the processor configured to decode a second plurality of instructions in a set second instructions. The second set of instructions is different from the first set of An instruction execution unit of the instructions. processor is configured to execute said first plurality instructions decoded by said first instruction and to execute said second plurality of instructions decoded by said second instruction decoder.

The first instruction decoder is configured to decode a set mode instruction in the first set of instructions. In response to the set mode instruction, instructions subsequent to the set mode instruction are passed to the second instruction decoder.

10

15

20

25

In one embodiment, each of said first set of instructions is a virtual machine instruction. A virtual machine instruction includes an opcode. Further, in this embodiment, the first execution is unit is a stack-based execution unit.

BRIEF DESCRIPTION OF THE DRAWINGS

5

10

20

25

30

35

Figure 1 is a block diagram of one embodiment of virtual machine hardware processor that is included in a dual instruction set processor in one embodiment of this invention.

Figure 2 is an process flow diagram for generation of virtual machine instructions that are used in one embodiment of this invention.

Figure 3 illustrates an instruction pipeline implemented in the hardware processor of Figure 1.

Figure 4A is an illustration of the one embodiment of the logical organization of a stack structure where each method frame includes a local variable storage area, an environment storage area, and an operand stack utilized by the hardware processor of Figure 1.

Figure 4B is an illustration of an alternative embodiment of the logical organization of a stack structure where each method frame includes a local variable storage area and an operand stack on the stack, and an environment storage area for the method frame is included on a separate execution environment stack.

Figure 4C is an illustration of an alternative embodiment of the stack management unit for the stack and execution environment stack of Figure 4B.

Figure 4D is an illustration of one embodiment of the local variables look-aside cache in the stack management unit of Figure 1.

Figure 5 illustrates several possible add-ons to the hardware processor of Figure 1.

Figure 6A is a block diagram of a first dual

instruction set processor according to the principles of the invention.

Figure 6B is a block diagram of a second dual instruction set processor according to the principles of the invention.

Figure 6C is a block diagram of a processor including the hardware processor of Figure 1 according to the principles of the invention.

Figure 7 is an example of a bytecode which is used to switch or toggle the processor of the present invention to decode and execute other instructions such as RISC or CISC instructions.

Figure 8 is a block diagram of a computer system using a processor according to the principles of the invention.

These and other features and advantages of the present invention will be apparent from the Figures as explained in the Detailed Description of the Invention. Like or similar features are designated by the same reference numeral(s) throughout the drawings and the Detailed Description of the Invention.

DETAILED DESCRIPTION OF THE INVENTION

As described more completely below, an application written in the JAVA programming language is particularly well adapted to be used in generating a source of executable code, in the form of virtual machine instructions, that can be sent over a network, such as the Internet or an intranet, for execution by a processor such as hardware processor 100 (Fig. 1). However, in some applications, it is desirable to have a processor which also has the capability to decode and execute instructions, other than virtual machine instructions, that are supplied, for example, from a local memory, or perhaps even over the network.

In one embodiment, hardware processor 100 is not

5

10

15

20

25

30

used to execute the virtual machine instructions. Rather, a conventional microprocessor architecture, such as the Sun Microsystems SPARC family of architectures, Digital Equipment Corporation Alpha architecture, Silicon Graphics MIPS architecture, Motorola/IBM/Apple Power PC architecture, or Intel x86 and iA4 architectures, is utilized in conjunction with a translation unit.

Specifically, a translation unit is added to the conventional microprocessor so that the conventional execute both virtual machine microprocessor can instructions that and native instructions microprocessor, i.e., the conventional microprocessor becomes a dual instruction set microprocessor. course, additional microcode may be required in the conventional processor to support execution of translated instructions and to support the environment required by the virtual machine instructions. particular additions required are dependent upon the set of virtual machine instructions and the conventional processor architecture chosen.

As described more completely below, the translation unit converts the virtual machine instructions into instructions within the native instruction set of the convention microprocessor which in turn are executed directly by that conventional microprocessor. some virtual machine instructions may be translated into microcode that in turn is executed by the conventional Hence, as described more completely microprocessor. below, a dual instruction set processor of this invention executing two different capable of instructions, from two different sources such as a network and a local memory. Here, a set of instruction refers to instructions for a particular type of computer processor architecture.

In another embodiment, the dual instruction set processor of this invention includes a virtual machine

10

15

20

25

30

WO 97/27537 PCT/US97/01307 ~

instruction processor, such as hardware processor 100, and a second processor that executes instructions other than virtual machine instructions. This dual instruction set processor has several advantages. For example, the number of available instructions is Specifically, based upon the bytecode limitation, the number of instructions in the JAVA virtual machine instruction set is limited to less than 256 instructions. This limitation is not optimum for some applications. Since the dual instruction set processor has a second instruction set, when more functionality is required than that provided by the virtual machine instruction set, the application can invoke a set of instructions in the second instruction set, or be written entirely in the second instruction set.

Specifically, the set of JAVA virtual machine instructions can be expanded by including native instructions for the second processor in the datastream. Prior to executing the native instructions in the datastream, the mode of the dual instruction processor is set to execute instructions on the second processor and the native instructions in the datastream are executed by the second processor. Upon completion of execution of the native instructions by the second processor, the mode of the dual instruction set processor is returned to the mode that executes the virtual machine instructions directly. In this way, the instruction space of the virtual machine is enhanced by effectively mapping native instructions of the second processor into the instruction space of the virtual machine.

Also, the JAVA Virtual Machine Specification includes strict security checks, such as the checking of the boundary limits of an array, to ensure that viruses and other software problems can not be transmitted from the network to the user's computer system. However, in some applications these security checks become a

10

15

20

25

30

cumbersome and time consuming process which is unnecessary. For such applications, the applications or other executable code, such as multimedia libraries, can loaded from a local memory, or another trusted environment. When executable code is loaded from a trusted environment, the security checks are not utilized and the performance is enhanced.

Alternatively, as described more completely below, two versions of an application written in the JAVA programming language can be compiled to provide two different virtual machine applications. The first virtual machine application is used in unsecured environments, such as networks that pass information over a public carrier, and so includes all of the safety provided features by the Java virtual specification. The second virtual machine application is used in secure environments, e.g., on a local area network, or a single computer, and so does not include some or all of the safety features, e.g., does not include code verification, and so executes more rapidly.

As explained more completely below, the instruction set processors of this invention automatically route the instructions to an appropriate execution unit based on information in the instructions provided to the processor. Prior to considering the dual instruction set processor in more detail, an exemplary embodiment of hardware processor 100 is described below, and that description is followed by a more detailed description of the dual instruction set processor of this invention that includes hardware processor 100 or an equivalent processor that executes virtual machine instructions.

Figure 1 illustrates one embodiment of a virtual machine instruction hardware processor 100, hereinafter hardware processor 100, that can be utilized in a dual

10

15

20

25

30

and the second second second second

10

15

20

25

30

35

instruction processor in accordance with the present invention, and that directly executes virtual machine instructions that are processor architecture independent. The performance of hardware processor 100 in executing JAVA virtual machine instructions is much better than high-end CPUs, such as the Intel PENTIUM microprocessor or the Sun Microsystems ULTRASPARC processor, (ULTRASPARC is a trademark of Sun Microsystems of Mountain View, CA., and PENTIUM is a trademark of Intel Corp. of Sunnyvale, CA.) interpreting the same virtual machine instructions with a software JAVA interpreter. or with a JAVA just-intime compiler; is low cost; and exhibits low power consumption. As a result, hardware processor 100 is well suited for portable applications. Hardware processor 100 provides similar advantages for other virtual machine stack-based architectures as well as for virtual machines utilizing features such as garbage collection, thread synchronization, etc.

In view of these characteristics, a system based on hardware processor 100 presents attractive price for performance characteristics, if not the best overall performance, as compared with alternative virtual machine execution environments including software interpreters Nonetheless, the present and just-in-time compilers. invention is not limited to virtual machine hardware processor embodiments, and encompasses any suitable stack-based, or non-stack-based machine implementations, including implementations emulating the JAVA virtual machine as a software interpreter, compiling JAVA virtual machine instructions (either in batch or just-in-time) to machine instruction native to a particular hardware processor, or providing hardware implementing the JAVA virtual machine in microcode, directly in silicon, or in some combination thereof.

Regarding price for performance characteristics, hardware processor 100 has the advantage that the 250

Kilobytes to 500 Kilobytes (Kbytes) of memory storage, e.g., read-only memory or random access memory, typically required by a software interpreter, is eliminated.

A simulation of hardware processor 100 showed that processor 100 executes virtual machine instructions twenty times faster than a software interpreter running on a variety of applications on a PENTIUM processor clocked at the same clock rate as hardware processor 100, and executing the same virtual machine instructions. Another simulation of hardware processor 100 showed that hardware processor 100 executes virtual machine instructions five times faster than a just-in-time compiler running on a PENTIUM processor running at the same clock rate as hardware processor 100, and executing the same virtual machine instructions.

In environments in which the expense of the memory required for a software virtual machine instruction interpreter is prohibitive, hardware processor 100 is advantageous. These applications include, for example, an Internet chip for network appliances, a cellular telephone processor, other telecommunications integrated circuits, or other low-power, low-cost applications such as embedded processors, and portable devices.

As used herein, a virtual machine is an abstract computing machine that, like a real computing machine, has an instruction set and uses various memory areas. A virtual machine specification defines a set of processor architecture independent virtual machine instructions that are executed by a virtual machine implementation, e.g., hardware processor 100. Each virtual machine instruction defines a specific operation that is to be performed. The virtual computing machine need not understand the computer language that is used to generate machine instructions or the underlying implementation of the virtual machine. Only a particular file format for virtual machine instructions needs to be

5

10

15

20

25

30

understood.

10

15

20

25

30

35

In an exemplary embodiment, the virtual machine instructions are JAVA virtual machine instructions. Each JAVA virtual machine instruction includes one or more bytes that encode instruction identifying information. any operands, and other required information. Appendix I, which is incorporated herein by reference in its entirety, includes an illustrative set of the JAVA The particular set of virtual machine instructions. virtual machine instructions utilized is not an essential aspect of this invention. In view of the virtual machine instructions in Appendix I and this disclosure, those of skill in the art can modify the invention for a particular set of virtual machine instructions, or for changes to the JAVA virtual machine specification.

A JAVA compiler JAVAC, (Fig. 2) that is executing on a computer platform, converts an application 201 written in the JAVA computer language to an architecture neutral object file format encoding a compiled instruction sequence 203, according to the JAVA Virtual Machine Specification, that includes a compiled instruction set. However, for this invention, only a source of virtual machine instructions and related information is needed. The method or technique used to generate the source of virtual machine instructions and related information is not essential to this invention.

Compiled instruction sequence 203 is executable on hardware processor 100 as well as on any computer platform that implements the JAVA virtual machine using, for example, a software interpreter or just-in-time compiler. However, as described above, hardware processor 100 provides significant performance advantages over the software implementations.

In this embodiment, hardware processor 100 (Fig. 1) processes the JAVA virtual machine instructions, which include bytecodes. Hardware processor 100, as explained

more completely below, executes directly most of the bytecodes. However, execution of some of the bytecodes is implemented via microcode.

selecting virtual strategy for instructions that are executed directly by hardware processor 100 is described herein by way of an example. Thirty percent of the JAVA virtual machine instructions are pure hardware translations; instructions implemented in this manner include constant loading and simple stack The next 50% of the virtual machine operations. instructions are implemented mostly, but not entirely, in hardware and require some firmware assistance; these include stack based operations and array instructions. The next 10% of the JAVA virtual machine instructions are implemented in hardware, but require significant firmware support as well; these include function invocation and function return. The remaining 10% of the JAVA virtual machine instructions are not supported in hardware, but rather are supported by a firmware trap and/or microcode; these include functions such as exception handlers. Herein, firmware means microcode stored in ROM that when hardware operations of the executed controls processor 100.

In one embodiment, hardware processor 100 includes an I/O bus and memory interface unit 110, an instruction including instruction cache 125, cache unit 120 a unified decode unit 130, instruction unit 140, a stack management unit 150 including stack cache 155, a data cache unit 160 including a data control and program counter and trap cache 165, Each of these units is described more logic 170. completely below.

Also, as illustrated in Figure 1, each unit includes several elements. For clarity and to avoid distracting from the invention, the interconnections between elements within a unit are not shown in Figure 1. However, in

1:

1:

2:

25

3:

view of the following description, those of skill in the art will understand the interconnections and cooperation between the elements in a unit and between the various units.

The pipeline stages implemented using the units illustrated in Figure 1 include fetch, decode, execute, and write-back stages. If desired, extra stages for memory access or exception resolution are provided in hardware processor 100.

Figure 3 is an illustration of a four stage pipeline for execution of instructions in the exemplary embodiment of processor 100. In fetch stage 301, a virtual machine instruction is fetched and placed in instruction buffer 124 (Fig. 1). The virtual machine instruction is fetched from one of (i) a fixed size cache line from instruction cache 125 or (ii) external memory.

With regard to fetching, aside from instructions tableswitch and lookupswitch, (See Appendix I.) each virtual machine instruction is between one and five bytes long. Thus, to keep things simple, at least forty bits are required to guarantee that all of a given instruction is contained in the fetch.

Another alternative is to always fetch a predetermined number of bytes, for example, four bytes, starting with the opcode. This is sufficient for 95% of JAVA virtual machine instructions (See Appendix I). For an instruction requiring more than three bytes of operands, another cycle in the front end must be tolerated if four bytes are fetched. In this case, the instruction execution can be started with the first operands fetched even if the full set of operands is not yet available.

In decode stage 302 (Fig. 3), the virtual machine instruction at the front of instruction buffer 124 (Fig. 1) is decoded and instruction folding is performed if possible. Stack cache 155 is accessed only if needed

5

10

15

20

25

30

10

15

20

25

30

35

by the virtual machine instruction. Register CFTOP, that contains a pointer OPTOP to a top of a stack 400 (Fig. 4), is also updated in decode stage 302 Fig. 3).

Herein, for convenience, the value in a register and the register are assigned the same reference numeral. Further, in the following discussion, use of a register to store a pointer is illustrative only of one embodiment. Depending on the specific implementation of the invention, the pointer may be implemented using hardware register, a hardware counter, a software counter, a software pointer, or other equivalent embodiments known to those of skill in the art. The particular implementation selected is not essential to the invention, and typically is made based on a price to performance trade-off.

In execute stage 303, the virtual machine instruction is executed for one or more cycles. Typically, in execute stage 303, an ALU 11 integer unit 142 (Fig. 1) is used either to do an arithmetic computation or to calculate the address of a load or store from data cache unit (DCU) 160. If Lacessary, traps are prioritized and taken at the end : execute stage 303 (Fig. 3). For control flow instructions, the branch address is calculated in execute star 303, as well as the condition upon which the branch is impendent.

Cache stage 304 is a non-pipelined stage. Data cache 165 (Fig. 1) is accessed if needed during execution stage 303 (Fig. 3). The reason that stage 304 is non-pipelined is because hardware processor 100 is a stack-based machine. Thus, the instruction fillowing a load is almost always dependent on the value returned by the load. Consequently, in this embodiment, the pipeline is held for one cycle for a data cache access. This reduces the pipeline stages, and the die area taken by the pipeline for the extra registers and bypasses.

Write-back stage 305 is the last stage in the pipeline. In stage 305, the calculated data is written back to stack cache 155.

Hardware processor 100, in this embodiment, directly implements a stack 400 (Fig. 4A) that supports the JAVA virtual machine stack-based architecture (See Appendix I). Sixty-four entries on stack 400 are contained on stack cache 155 in stack management unit 150. Some entries in stack 400 may be duplicated on stack cache 150. Operations on data are performed through stack cache 155.

Stack 400 of hardware processor 100 is primarily used as a repository of information for methods. At any point in time, hardware processor 100 is executing a single method. Each method has memory space, i.e., a method frame on stack 400, allocated for a set of local variables, an operand stack, and an execution environment structure.

A new method frame, e.g., method frame two 410, is allocated by hardware processor 100 upon a method invocation in execution stage 303 (Fig. 3) and becomes the current frame, i.e., the frame of the current method. Current frame 410 (Fig. 4A), as well as the other method frames, may contain a part of or all of the following six entities, depending on various method invoking situations:

Object reference;
Incoming arguments;
Local variables;
Invoker's method context;
Operand stack; and
Return value from method.

In Figure 4A, object reference, incoming arguments, and local variables are included in arguments and local variables area 421. The invoker's method context is included in execution environment 422, sometimes called

35

5

10

frame state, that in turn includes: a return program counter value 431 that is the address of the virtual machine instruction, e.g., JAVA opcode, next to the method invoke instruction; a return frame 432 that is the location of the calling method's frame; a return constant pool pointer 433 that is a pointer to the calling method's constant pool table; a current method vector 434 that is the base address of the current method's vector table; and a current monitor address 435 that is the address of the current method's monitor.

The object reference is an indirect pointer to an object-storage representing the object being targeted for the method invocation. JAVA compiler JAVAC (See Fig. 2.) generates an instruction to push this pointer onto operand stack 423 prior to generating an invoke instruction. This object reference is accessible as local variable zero during the execution of the method. This indirect pointer is not available for a static method invocation as there is no target-object defined for a static method invocation.

The list of incoming arguments transfers information from the calling method to the invoked method. Like the object reference, the incoming arguments are pushed onto stack 400 by JAVA compiler generated instructions and may be accessed as local variables. JAVA compiler JAVAC (See Fig. 2.) statically generates a list of arguments for current method 410 (Fig. 4A), and hardware processor 100 determines the number of arguments from the list. When the object reference is present in the frame for a non-static method invocation, the first argument is accessible as local variable one. For a static method invocation, the first argument becomes local variable zero.

For 64-bit arguments, as well as 64-bit entities in general,, the upper 32-bits, i.e., the 32 most significant bits, of a 64-bit entity are placed on the

5

10

15

20

25

30

upper location of stack 400, i.e., pushed on the stack last. For example, when a 64-bit entity is on the top of stack 400, the upper 32-bit portion of the 64-bit entity is on the top of the stack, and the lower 32-bit portion of the 64-bit entity is in the storage location immediately adjacent to the top of stack 400.

The local variable area on stack 400 (Fig. 4A) for current method 410 represents temporary variable storage space which is allocated and remains effective during invocation of method 410. JAVA compiler JAVAC (Fig. 2) statically determines the required number of local variables and hardware processor 100 allocates temporary variable storage space accordingly.

When a method is executing on hardware processor 100, the local variables typically reside in stack cache 155 and are addressed as offsets from pointer VARS (Figs. 1 and 4A), which points to the position of the local variable zero. Instructions are provided to load the values of local variables onto operand stack 423 and store values from operand stack into local variables area 421.

The information in execution environment 422 includes the invoker's method context. When a new frame is built for the current method, hardware processor 100 pushes the invoker's method context onto newly allocated frame 410, and later utilizes the information to restore the invoker's method context before returning. Pointer FRAME (Figs. 1 and 4A) is a pointer to the execution environment of the current method. In the exemplary embodiment, each register in register set 144 (Fig. 1) is 32-bits wide.

Operand stack 423 is allocated to support the execution of the virtual machine instructions within the current method. Program counter register PC (Fig. 1) contains the address of the next instruction, e.g., opcode, to be executed. Locations on operand stack 423

5

10

15

20

25

(Fig. 4A) are used to store the operands of virtual machine instructions, providing both source and target storage locations for instruction execution. The size of operand stack 423 is statically determined by JAVA compiler JAVAC (Fig. 2) and hardware processor 100 allocates space for operand stack 423 accordingly. Register OPTOP (Figs. 1 and 4A) holds a pointer to a top of operand stack 423.

The invoked method may return its execution result onto the invoker's top of stack, so that the invoker can access the return value with operand stack references. The return value is placed on the area where an object reference or an argument is pushed before a method invocation.

Simulation results on the JAVA virtual machine indicate that method invocation consumes a significant portion of the execution time (20-40%). Given this attractive target for accelerating execution of virtual machine instructions, hardware support for method invocation is included in hardware processor 100, as described more completely below.

The beginning of the stack frame of a newly invoked method, i.e., the object reference and the arguments passed by the caller, are already stored on stack 400 since the object reference and the incoming arguments come from the top of the stack of the caller. As explained above, following these items on stack 400, the local variables are loaded and then the execution environment is loaded.

One way to speed up this process is for hardware processor 100 to load the execution environment in the background and indicate what has been loaded so far, e.g., simple one bit scoreboarding. Hardware processor 100 tries to execute the bytecodes of the called method as soon as possible, even though stack 400 is not completely! loaded. If accesses are made to

5

10

15

20

25

30

variables already loaded, overlapping of execution with loading of stack 400 is achieved, otherwise a hardware interlock occurs and hardware processor 100 just waits for the variable or variables in the execution environment to be loaded.

Figure 4B illustrates another way to accelerate method invocation. Instead of storing the entire method frame in stack 400, the execution environment of each method frame is stored separately from the local variable area and the operand stack of the method frame. Thus, in this embodiment, stack 400B contains modified method frames, e.g. modified method frame 410B having only local variable area 421 and operand stack 423. Execution environment 422 of the method frame is stored in an execution environment memory 440. Storing the execution environment in execution environment memory 440 reduces the amount of data in stack cache 155. Therefore, the size of stack cache 155 can be reduced. Furthermore, execution environment memory 440 and stack cache 155 can be accessed simultaneously. Thus, method invocation can be accelerated by loading or storing the execution environment in parallel with loading or storing onto stack 400B.

In one embodiment of stack management unit 150, the memory architecture of execution environment memory 440 is also a stack. As modified method frames are pushed onto stack 400b through stack cache 155, corresponding execution environments pushed onto execution are environment memory 440. For example, since modified method frames 0 to 2, as shown in Figure 4B, are in stack 400B, execution environments (EE) 0 respectively, are stored in execution environment memory

To further enhance method invocation, an execution environment cache can be added to improve the speed of saving and retrieving the execution environment during

5

10

15

20

25

30

method invocation. The architecture described more completely below for stack cache 155, dribbler manager unit 151, and stack control unit 152 for caching stack 400, can also be applied to caching execution environment memory 440.

Figure 4C illustrates an embodiment of stack management unit 150 modified to support both stack 400b and execution environment memory 440. Specifically, the embodiment of stack management unit 150 in Figure 4C adds an execution environment stack cache 450, an execution environment dribble manager unit 460, and an execution environment stack control unit 470. Typically, execution dribble manager unit 460 transfers an entire execution environment between execution environment cache 450 and execution environment memory 440 during a spill operation or a fill operation.

I/O Bus and Memory Interface Unit

I/O bus and memory interface unit 110 (Fig. 1), sometimes called interface unit 110, implements an interface between hardware processor 100 and a memory hierarchy which in an exemplary embodiment includes external memory and may optionally include memory storage and/or interfaces on the same die as hardware processor 100. In this embodiment, I/O controller 111 interfaces with external I/O devices and controller 112 interfaces with external memory. Herein, external memory means memory external to hardware However, external memory either may be processor 100. included on the same die as hardware processor 100, may be external to the die containing hardware processor 100, or may include both on- and off-die portions.

In another embodiment, requests to I/O devices go through memory controller 112 which maintains an address map of the entire system including hardware processor 100. On the memory bus of this embodiment,

5

10

15

20

25

30

hardware processor 100 is the only master and does not have to arbitrate to use the memory bus.

Hence, alternatives for the input/output bus that interfaces with I/O bus and memory interface unit 110 include supporting memory-mapped schemes, providing direct support for PCI, PCMCIA, or other standard busses. Fast graphics (w/ VIS or other technology) may optionally be included on the die with hardware processor 100.

I/O bus and memory interface unit 110 generates read and write requests to external memory. Specifically, interface unit 110 provides an interface for instruction cache and data cache controllers 121 and 161 to the external memory. Interface unit 110 includes arbitration logic for internal requests from instruction cache controller 121 and data cache controller 161 to access external memory and in response to a request initiates either a read or a write request on the memory bus to the memory. Α request from controller 121 is always treated as higher priority relative to a request from instruction controller 161.

Interface unit 110 provides an acknowledgment signal to the requesting instruction cache controller 121, or data cache controller 161 on read cycles so that the requesting controller can latch the data. On write cycles, the acknowledgment signal from interface unit 110 is used for flow control so that the requesting instruction cache controller 121 or data cache controller 161 does not generate a new request when there is one pending. Interface unit 110 also handles errors generated on the memory bus to the external memory.

Instruction Cache Unit

Instruction cache unit (ICU) 120 (Fig. 1) fetches virtual machine instructions from instruction cache 125 and provides the instructions to instruction decode

10

20

25

30

WO 97/27537 PCT/US97/01307 ~~

unit 130. In this embodiment, upon a instruction cache hit, instruction cache controller 121, in one cycle, transfers an instruction from instruction cache 125 to instruction buffer 124 where the instruction is held until integer execution unit IEU, that is described more completely below, is ready to process the instruction. This separates the rest of pipeline 300 (Fig. 3) in hardware processor 100 from fetch stage 301. If it is undesirable to incur the complexity of supporting an instruction-buffer type of arrangement, a temporary one instruction register is sufficient for most purposes. However, instruction fetching, caching, and buffering should provide sufficient instruction bandwidth to support instruction folding as described below.

The front end of hardware processor 100 is largely separate from the rest of hardware processor 100. Ideally, one instruction per cycle is delivered to the execution pipeline.

The instructions are aligned on an arbitrary eight-bit boundary by byte aligner circuit 122 in response to a signal from instruction decode unit 130. Thus, the front end of hardware processor 100 efficiently deals with fetching from any byte position. Also, hardware processor 100 deals with the problems of instructions that span multiple cache lines of cache 125. In this case, since the opcode is the first byte, the design is able to tolerate an extra cycle of fetch latency for the operands. Thus, a very simple de-coupling between the fetching and execution of the bytecodes is possible.

In case of an instruction cache miss, instruction cache controller 121 generates an external memory request for the missed instruction to I/O bus and memory interface unit 110. If instruction buffer 124 is empty, or nearly empty, when there is an instruction cache miss, instruction decode unit 130 is stalled, i.e.,

10

15

20

25

30

pipeline 300 is stalled. Specifically, instruction cache controller 121 generates a stall signal upon a cache miss which is used along with an instruction buffer empty signal to determine whether to stall pipeline 300. Instruction cache 125 can be invalidated to accommodate self-modifying code, e.g., instruction cache controller 121 can invalidate a particular line in instruction cache 125.

Thus, instruction cache controller 121 determines the next instruction to be fetched, i.e., which instruction in instruction cache 125 needs to accessed, and generates address, data and control signals for data and tag RAMs in instruction cache 125. On a cache hit, four bytes of data are fetched from instruction cache 125 in a single cycle, and a maximum of four bytes can be written into instruction buffer 124.

Byte aligner circuit 122 aligns the data out of the instruction cache RAM and feeds the aligned data to instruction buffer 124. As explained more completely below, the first two bytes in instruction buffer 124 are decoded to determine the length of the virtual machine instruction. Instruction buffer 124 tracks the valid instructions in the queue and updates the entries, as explained more completely below.

Instruction cache controller 121 also provides the data path and control for handling instruction cache misses. On an instruction cache miss, instruction cache controller 121 generates a cache fill request to I/O bus and memory interface unit 110.

On receiving data from external memory, instruction cache controller 121 writes the data into instruction cache 125 and the data are also bypassed into instruction buffer 124. Data are bypassed to instruction buffer 124 as soon as the data are available from external memory, and before the completion of the cache fill.

Instruction cache controller 121 continues fetching

10

15

20

25

30

sequential data until instruction buffer 124 is full or a branch or trap has taken place. In one embodiment, instruction buffer 124 is considered full if there are more than eight bytes of valid entries in buffer 124. Thus, typically, eight bytes of data are written into instruction cache 125 from external memory in response to the cache fill request sent to interface unit 110 by instruction cache unit 120. If there is a branch or trap taken while processing an instruction cache miss, only after the completion of the miss processing is the trap or branch executed.

When an error is generated during an instruction cache fill transaction, a fault indication is generated and stored into instruction buffer 124 along with the virtual machine instruction, i.e., a fault bit is set. The line is not written into instruction cache 125. Thus, the erroneous cache fill transaction acts like a non-cacheable transaction except that a fault bit is set. When the instruction is decoded, a trap is taken.

Instruction cache controller 121 also services non-cacheable instruction reads. An instruction cache enable (ICE) bit, in a processor status register in register set 144, is used to define whether a load can be cached. If the instruction cache enable bit is cleared, instruction cache unit 120 treats all loads as non-cacheable loads. Instruction cache controller 121 issues a non-cacheable request to interface unit 110 for non-cacheable instructions. When the data are available on a cache fill bus for the non-cacheable instruction, the data are bypassed into instruction buffer 124 and are not written into instruction cache 125.

In this embodiment, instruction cache 125 is a direct-mapped, eight-byte line size cache. Instruction cache 125 has a single cycle latency. The cache size is configurable to 0K, 1K, 2K, 4K, 8K and 16K byte sizes where K means kilo. The default size is 4K bytes. Each

10

15

20

25

30

line has a cache tag entry associated with the line. Each cache tag contains a twenty bit address tag field and one valid bit for the default 4K byte size.

Instruction buffer 124, which, in an exemplary embodiment, is a twelve-byte deep first-in, first-out (FIFO) buffer, de-links fetch stage 301 (Fig. 3) from the rest of pipeline 300 for performance reasons. Each instruction in buffer 124 (Fig. 1) has an associated valid bit and an error bit. When the valid bit is set, the instruction associated with that valid bit is a valid instruction. When the error bit is set, the fetch of the instruction associated with that error bit was an erroneous transaction. Instruction buffer 124 includes an instruction buffer control circuit (not shown) that generates signals to pass data to and from instruction buffer 124 and that keeps track of the valid entries in instruction buffer 124, i.e., those with valid bits set.

In an exemplary embodiment, four bytes can be received into instruction buffer 124 in a given cycle. Up to five bytes, representing up to two virtual machine instructions, can be read out of instruction buffer 124 in a given cycle. Alternative embodiments, particularly those providing folding of multi-byte virtual machine instructions and/or those providing folding of more than two virtual machine instructions, provide higher input and output bandwidth. Persons of ordinary skill in the art will recognize a variety of suitable instruction buffer designs including, for example, alignment logic, circular buffer design, etc. When a branch or trap is taken, all the entries in instruction buffer 124 are nullified and the branch/trap data moves to the top of instruction buffer 124.

In the embodiment of Figure 1, a unified execution unit 140 is shown. However, in another embodiment, instruction decode unit 120, integer unit 142, and stack

10

15

20

25

30

management unit 150 are considered a single integer execution unit, and floating point execution unit 143 is a separate optional unit. In still other embodiments, the various elements in the execution unit may be implemented using the execution unit of another processor. In general the various elements included in the various units of Figure 1 are exemplary only of one embodiment. Each unit could be implemented with all or some of the elements shown. Again, the decision is largely dependent upon a price vs. performance trade-off.

Instruction Decode Unit

10

15

20

25

30

35

As explained above, virtual machine instructions are decoded in decode stage 302 (Fig. 3) of pipeline 300. In an exemplary embodiment, two bytes, that can correspond to two virtual machine instructions, are fetched from instruction buffer 124 (Fig. 1). The two bytes are decoded in parallel to determine if the two bytes correspond to two virtual machine instructions, e.g., a first load top of stack instruction and a second add top two stack entries instruction, that can be folded into a single equivalent operation. Folding refers to supplying a single equivalent operation corresponding to two or more virtual machine instructions.

In an exemplary hardware processor 100 embodiment, a single-byte first instruction can be folded with a However, alternative embodiments second instruction. provide folding of more than two virtual machine instructions. two to four virtual machine e.q., of multi-byte instructions, and virtual machine instructions, though at the cost of instruction decoder complexity and increased instruction bandwidth. See U.S. Application Serial No. 08/xxx,xxx, "INSTRUCTION FOLDING FOR A STACK-BASED MACHINE" naming Marc Tremblay and James Michael O'Connor as inventors,

15

20

25

30

assigned to the assignee of this application, and filed on even date herewith with Attorney Docket No. SP2036, which is incorporated herein by reference in its entirety. In the exemplary processor 100 embodiment, if the first byte, which corresponds to the first virtual machine instruction, is a multi-byte instruction, the first and second instructions are not folded.

optional current object loader folder 132 exploits instruction folding, such as that described above, and in greater detail in U.S. Patent Application Serial No. 08/xxx,xxx, entitled "INSTRUCTION FOLDING FOR A STACK-BASED MACHINE" naming Marc Tremblay and James Michael O'Connor as inventors, assigned to the assignee of this application, and filed on even date herewith with Attorney Docket No. SP2036, which is incorporated herein reference in its entirety, in virtual machine instruction sequences which simulation results have shown to be particularly frequent and therefore a desirable In particular, target for optimization. invocations typically load an object reference for the corresponding object onto the operand stack and fetch a field from the object. Instruction folding allow this extremely common virtual machine instruction sequence to be executed using an equivalent folded operation.

Quick variants are not part of the virtual machine instruction set (See Chapter 3 of Appendix I), and are virtual machine outside of а JAVA However, inside a virtual machine implementation. implementation, quick variants have proven to be an effective optimization. (See Appendix A in Appendix I; which is an integral part of this specification.) Supporting writes for updates of various instructions to quick variants in a non-quick to quick translator cache 131 changes the normal virtual machine instruction to a quick virtual machine instruction to take advantage of the large benefits bought from the guick variants. In

particular, as described in more detail in U.S. Patent Application Serial No. 08/xxx,xxx, entitled "NON-QUICK INSTRUCTION ACCELERATOR AND METHOD OF IMPLEMENTING SAME" naming Marc Tremblay and James Michael O'Connor as inventors, assigned to the assignee of this application, and filed on even date herewith with Attorney Docket No. SP2039, which is incorporated herein by reference in its entirety, when the information required to initiate execution of an instruction has been assembled for the first time, the information is stored in a cache along with the value of program counter PC as tag in non-quick to quick translator cache 131 and the instruction is identified as a quick-variant. In one embodiment, this is done with self-modifying code.

Upon a subsequent call of that instruction, instruction decode unit 130 detects that the instruction is identified as a quick-variant and simply retrieves the information needed to initiate execution of the instruction from non-quick to quick translator cache 131. Non-quick to quick translator cache is an optional feature of hardware processor 100.

With regard to branching, a very short pipe with quick branch resolution is sufficient for most implementations. However, an appropriate simple branch prediction mechanism can alternatively be introduced, e.g., branch predictor circuit 133. Implementations for branch predictor circuit 133 include branching based on opcode, branching based on offset, or branching based on a two-bit counter mechanism.

The JAVA virtual machine specification defines an instruction invokenonvirtual, opcode 183, which, upon execution, invokes methods. The opcode is followed by an index byte one and an index byte two. (See Appendix I.) Operand stack 423 contains a reference to an object and some number of arguments when this instruction is executed.

5

10

15

20

25

30

Index bytes one and two are used to generate an index into the constant pool of the current class. The item in the constant pool at that index points to a complete method signature and class. Signatures are defined in Appendix I and that description is incorporated herein by reference.

The method signature, a short, unique identifier for each method, is looked up in a method table of the class The result of the lookup is a method block that indicates the type of method and the number of arguments for the method. The object reference and arguments are popped off this method's stack and become initial values of the local variables of the new method. The execution then resumes with the first instruction of method. Upon execution, instructions invokevirtual, opcode 182, and invokestatic, opcode 184, invoke processes similar to that just described. In each case, a pointer is used to lookup a method block.

A method argument cache 134, that also is an optional feature of hardware processor 100, is used, in a first embodiment, to store the method block of a method for use after the first call to the method, along with the pointer to the method block as a tag. Instruction decode unit 130 uses index bytes one and two to generate the pointer and then uses the pointer to retrieve the method block for that pointer in cache 134. This permits building the stack frame for the newly invoked method more rapidly in the background in subsequent invocations of the method. Alternative embodiments may use a program counter or method identifier as a reference into cache 134. If there is a cache miss, the instruction is executed in the normal fashion and cache 134 is updated accordingly. The particular process used to determine which cache entry is overwritten is not an essential aspect of this invention. A least-recently used criterion could be implemented, for example.

10

15

20

25

30

In an alternative embodiment, method argument cache 134 is used to store the pointer to the method block, for use after the first call to the method, along with the value of program counter PC of the method as a tag. Instruction decode unit 130 uses the value of program counter PC to access cache 134. If the value of program counter PC is equal to one of the tags in cache 134, cache 134 supplies the pointer stored with that tag to instruction decode unit 130. Instruction decode unit 139 uses the supplied pointer to retrieve the method block for the method. In view of these two embodiments, other alternative embodiments will be apparent to those of skill in the art.

Wide index forwarder 136, which is an optional 15 hardware processor 100, is embodiment of instruction folding for instruction wide. Wide index forwarder 136 handles an opcode encoding an extension of an index operand for an immediately subsequent virtual machine instruction. In this way, 20 wide index forwarder 136 allows instruction decode to provide indices into local storage 421 when the number of local variables exceeds that addressable with a single byte index without incurring separate а execution cycle 25 instruction wide.

Aspects of instruction decoder 135, particularly instruction folding, non-quick to quick translator cache 131, current object loader folder 132, branch predictor 133, method argument cache 134, and wide index forwarder 136 are also useful in implementations that utilize a software interpreter or just-in-time compiler, since these elements can be used to accelerate the operation of the software interpreter or just-in-time compiler. In such an implementation, typically, the virtual machine instructions are translated to an instruction for the processor executing the interpreter

10

30

or compiler, e.g., any one of a Sun processor, a DEC process: an Intel processor, or a Motorola processor, for example, and the operation of the elements is modified to support execution on that processor. The translation from the virtual machine instruction to the other processor instruction can be done either with a translation in a ROM or a simple software translator. Additional examples of dual instruction set processors are described more completely below.

10

15

20

25

30

35

Integer Execution Unit

Integer execution unit IEU, that includes instruction decode unit 130, integer unit 142, and stack management unit 150, is responsible for the execution of all the mirtual machine instructions except the floating point related instructions. The floating point related instructions are executed in floating point unit 143.

Integer execution unit IEU interacts at the front end with instructions cache unit 120 to fetch instructions, with floating point unit (FPU) 143 to execute floating point instructions, and finally with data cathe unit (DCU) 160 to execute load and store related instructions. Integer execution unit IEU also contains microcode ROM 149 which contains instructions to execute tertain virtual machine instructions associated with integer operations.

Integer execution unit IEU includes a cached portion of start 400, i.e., stack cache 155. Stack cache 155 provides fast storage for operand stack and local variable entries associated with a current method, e.g., operand stack 423 and local variable storage 421 entries. Although stack cache 155 may provide sufficient storage for all operand stack and local variable entries associated with a current method, depending on the number of operand stack and local variable entries, less than all of local variable entries or less than all of both

WO 97/27537 PCT/US97/01307 —

local variable entries and operand stack entries may be represented in stack cache 155. Similarly, additional entries, e.g., operand stack and or local variable entries for a calling method, may be represented in stack cache 155 if space allows.

Stack cache 155 is a sixty-four entry thirty-two-bit wide array of registers that is physically implemented as a register file in one embodiment. Stack cache 155 has three read ports, two of which are dedicated to integer execution unit IEU and one to dribble manager unit 151. Stack cache 155 also has two write ports, one dedicated to integer execution unit IEU and one to dribble manager unit 151.

Integer unit 142 maintains the various pointers which are used to access variables, such as local variables, and operand stack values, in stack cache 155. Integer unit 142 also maintains pointers to detect whether a stack cache hit has taken place. Runtime exceptions are caught and dealt with by exception handlers that are implemented using information in microcode ROM 149 and circuit 170.

Integer unit 142 contains a 32-bit ALU to support arithmetic operations. The operations supported by the ALU include: add, subtract, shift, and, or, exclusive or, compare, greater than, less than, and bypass. The ALU is also used to determine the address of conditional branches while a separate comparator determines the outcome of the branch instruction.

The most common set of instructions which executes cleanly through the pipeline is the group of ALU instructions. The ALU instructions read the operands from the top of stack 400 in decode stage 302 and use the ALU in execution stage 303 to compute the result. The result is written back to stack 400 in write-back stage 305. There are two levels of bypass which may be needed if consecutive ALU operations are accessing stack

10

15

20

25

30

cache 155.

10

15

20

25

30

35

Since the stack cache ports are 32-bits wide in this embodiment, double precision and long data operations take two cycles. A shifter is also present as part of the ALU. If the operands are not available for the instruction in decode stage 302, or at a maximum at the beginning of execution stage 303, an interlock holds the pipeline stages before execution stage 303.

The instruction cache unit interface of integer execution unit IEU is a valid/accept interface, where instruction cache unit 120 delivers instructions to integer decode unit 130 in fixed fields along with valid bits. Instruction decoder 135 responds by signaling how much byte aligner circuit 122 needs to shift, or how many bytes instruction decode unit 130 could consume in decode The instruction cache unit interface also stage 302. signals to instruction cache unit 120 the branch mis-predict condition, and the branch address execution stage 303. Traps. when taken. are also similarly indicated to instruction cache Instruction cache unit 120 can hold integer unit 142 by not asserting any of the valid bits to instruction decode unit 130. Instruction decode unit 130 instruction cache unit 120 by not asserting the shift signal to byte aligner circuit 122.

The data cache interface of integer execution unit IEU also is a valid-accept interface, where integer unit 142 signals, in execution stage 303, a load or store operation along with its attributes, e.g., non-cached, special stores etc., to data cache controller 161 in data cache unit 160. Data cache unit 160 can return the data on a load, and control integer unit 142 using a data control unit hold signal. On a data cache hit, data cache unit 160 returns the requested data, and then releases the pipeline.

On store operations, integer unit 142 also supplies

the data along with the address in execution stage 303. Data cache unit 165 can hold the pipeline in cache stage 304 if data cache unit 165 is busy, e.g., doing a line fill etc.

Floating point operations are dealt with specially by integer execution unit IEU. Instruction decoder 135 fetches and decodes floating point unit 143 related instructions. Instruction decoder 135 sends the floating point operation operands for execution to floating point unit 142 in decode state 302. While floating point unit 143 is busy executing the floating point operation, integer unit 142 halts the pipeline and waits until floating point unit 143 signals to integer unit 142 that the result is available.

A floating point ready signal from floating point unit 143 indicates that execution stage 303 of the floating point operation has concluded. In response to the floating point ready signal, the result is written back into stack cache 155 by integer unit 142. Floating point load and stores are entirely handled by integer execution unit IEU, since the operands for both floating point unit 143 and integer unit 142 are found in stack cache 155.

25 Stack Management Unit

5

10

A stack management unit 150 stores information, and provides operands to execution unit 140. Stack management unit 150 also takes care of overflow and underflow conditions of stack cache 155.

In one embodiment, stack management unit 150 includes stack cache 155 that, as described above, is a three read port, two write port register file in one embodiment; a stack control unit 152 which provides the necessary control signals for two read ports and one write port that are used to retrieve operands for execution unit 140 and for storing data back from a

30

WO 97/27537 PCT/US97/01307 —

write-back register or data cache 165 into cache 155; and a dribble manager 151 which speculatively dribbles data in and out of stack cache 155 into memory whenever there is an overflow or underflow in stack cache 155. In the exemplary embodiment of Figure 1, memory includes data cache 165 and any memory storage interfaced by memory interface unit 110. In general, memory includes any suitable memory hierarchy including caches, addressable read/write memory storage, secondary storage, etc. Dribble manager 151 also provides the necessary control signals for a single read port and a single write port of stack cache 155 which are used exclusively for background dribbling purposes.

In one embodiment, stack cache 155 is managed as a circular buffer which ensures that the stack grows and shrinks in a predictable manner to avoid overflows or overwrites. The saving and restoring of values to and from data cache 165 is controlled by dribbler manager 151 using high- and low-water marks, in one embodiment.

Stack management unit 150 provides execution unit 140 with two 32-bit operands in a given cycle. Stack management unit 150 can store a single 32-bit result in a given cycle.

Dribble manager 151 handles spills and fills of stack cache 155 by speculatively dribbling the data in and out of stack cache 155 from and to data cache 165. Dribble manager 151 generates a pipeline stall signal to stall the pipeline when a stack overflow or underflow condition is detected. Dribble manager 151 also keeps track of requests sent to data cache unit 160. A single request to data cache unit 160 is a 32-bit consecutive load or store request.

The hardware organization of stack cache 155 is such that, except for long operands (long integers and double precision floating-point numbers), implicit operand fetches for opcodes do not add latency to the execution

5

10

15

20

25

30

of the opcodes. The number of entries in operand stack 423 (Fig. 4A) and local variable storage 422 that are maintained in stack cache 155 represents a hardware/performance tradeoff. At least a few operand stack 423 and local variable storage 422 entries are required to get good performance. In the exemplary embodiment of Figure 1, at least the top three entries of operand stack 423 and the first four local variable storage 422 entries are preferably represented in stack cache 155.

One key function provided by stack cache 155 (Fig.1) is to emulate a register file where access to the top two registers is always possible without extra cycles. A small hardware stack is sufficient if the proper intelligence is provided to load/store values from/to memory in the background, therefore preparing stack cache 155 for incoming virtual machine instructions.

As indicated above, all items on stack 400 (regardless of size) are placed into a 32-bit word. This tends to waste space if many small data items are used, but it also keeps things relatively simple and free of lots of tagging or muxing. An entry in stack 400 thus represents a value and not a number of bytes. Long integer and double precision floating-point numbers require two entries. To keep the number of read and write ports low, two cycles to read two long integers or two double precision floating point numbers are required.

The mechanism for filling and spilling the operand stack from stack cache 155 out to memory by dribble manager 151 can assume one of several alternative forms. One register at a time can be filled or spilled, or a block of several registers filled or spilled at once. A simple scoreboarded method is appropriate for stack management. In its simplest form, a single bit indicates if the register in stack cache 155 is currently valid. In addition, some embodiments of stack cache 155 use a

10

15

20

25

30

single bit to indicate whether the data content of the register is saved to stack 400, i.e., whether the register is dirty. In one embodiment, a high-water mark/low-water mark heuristic determines when entries are saved to and restored from stack 400, respectively Alternatively, when the top-of-the-stack becomes close to bottom 401 of stack cache 155 by a or alternatively, a programmable number of entries, the hardware starts loading registers from stack 400 into stack cache 155. For other embodiments of stack management unit 150 and dribble manager unit 151 see U.S. Patent Application Serial No. entitled "METHOD FRAME STORAGE USING MULTIPLE MEMORY CIRCUITS" naming Marc Tremblay and James Michael O'Connor inventors; assigned to the assignee application, and filed on even date herewith with Attorney Docket No. SP2037, which is incorporated herein by reference in its entirety, and see also U.S. Patent Application Serial No. 08/xxx,xxx, entitled "STACK CACHING USING MULTIPLE MEMORY CIRCUITS" naming Marc Tremblay and James Michael O'Connor as inventors, assigned to the assignee of this application, and filed on even date herewith with Attorney Docket No. SP2038, which also is incorporated herein by reference in its entirety.

In one embodiment, stack management unit 150 also includes an optional local variable look-aside cache 153. Cache 153 is most important in applications where both the local variables and operand stack 423 (Fig. 4A) for a method are not located on stack cache 155. In such instances when cache 153 is not included in hardware processor 100, there is a miss on stack cache 155 when a local variable is accessed, and execution unit 140 accesses data cache unit 160, which in turn slows down execution. In contrast, with cache 153, the local variable is retrieved from cache 153 and there is no

10

15

20

25

30

10

15

20

25

30

delay in execution.

One embodiment of local variable look-aside cache 153 is illustrated in Figure 4D for method 0 to 2 on Local variables zero to M, where M is an stack 400. integer, for method 0 are stored in plane 421A 0 of cache 153 and plane 421A_0 is accessed when method number 402 Local variables zero to N, where N is an is zero. integer, for method 1 are stored in plane 421A_1 of cache 153 and plane 421A_1 is accessed when method number 402 Local variables zero to P, where P is an is one. integer, for method 1 are stored in plane 421A_2 of cache 153 and plane 421A 2 is accessed when method number 402 is two. Notice that the various planes of cache 153 may be different sizes, but typically each plane of the cache has a fixed size that is empirically determined.

When a new method is invoked, e.g, method 2, a new plane 421A_2 in cache 153 is loaded with the local variables for that method, and method number register 402, which in one embodiment is a counter, is changed, e.g., incremented, to point to the plane of cache 153 containing the local variables for the new method. Notice that the local variables are ordered within a plane of cache 153 so that cache 153 is effectively a direct-mapped cache. Thus, when a local variable is needed for the current method, the variable is accessed directly from the most recent plane in cache 153, i.e., the plane identified by method number 402. current method returns, e.g., method 2, method number register 402 is changed, e.g., decremented, to point at previous plane 421A-1 of cache 153. Cache 153 can be made as wide and as deep as necessary.

Data Cache Unit

Data cache unit 160 (DCU) manages all requests for data in data cache 165. Data cache requests can come from dribbling manager 151 or execution unit 140. Data

cache controller 161 arbitrates between these requests giving priority to the execution unit requests. In response to a request, data cache controller 161 generates address, data and control signals for the data and tags RAMs in data cache 165. For a data cache hit, data cache controller 161 reorders the data RAM output to provide the right data.

Data cache controller 161 also generates requests to I/O bus and memory interface unit 110 in case of data cache misses, and in case of non-cacheable loads and stores. Data cache controller 161 provides the data path and control logic for processing non-cacheable requests, and the data path and data path control functions for handling cache misses.

For data cache hits, data cache unit 160 returns data to execution unit 140 in one cycle for loads. Data cache unit 160 also takes one cycle for write hits. In case of a cache miss, data cache unit 160 stalls the pipeline until the requested data is available from the external memory. For both non-cacheable loads and stores, data cache 161 is bypassed and requests are sent to I/O bus and memory interface unit 110. Non-aligned loads and stores to data cache 165 trap in software.

Data cache 165 is a two-way set associative, write back, write allocate, 16-byte line cache. The cache size is configurable to 0, 1, 2, 4, 8, 16 Kbyte sizes. The default size is 8 Kbytes. Each line has a cache tag store entry associated with the line. On a cache miss, 16 bytes of data are written into cache 165 from external memory.

Each data cache tag contains a 20-bit address tag field, one valid bit, and one dirty bit. Each cache tag is also associated with a least recently used bit that is used for replacement policy. To support multiple cache sizes, the width of the tag fields also can be varied. If a cache enable bit in processor service register is

10

15

20

25

30

not set, loads and stores are treated like non-cacheable instructions by data cache controller 161.

A single sixteen-byte write back buffer is provided for writing back dirty cache lines which need to be replaced. Data cache unit 160 can provide a maximum of four bytes on a read and a maximum of four bytes of data can be written into cache 161 in a single cycle. Diagnostic reads and writes can be done on the caches.

10 Memory Allocation Accelerator

5

15

20

25

30

35

In one embodiment, data cache unit 165 includes a memory allocation accelerator 166. Typically, when a new object is created, fields for the object are fetched from external memory, stored in data cache 165 and then the field is cleared to zero. This is a time consuming process that is eliminated by memory allocation accelerator 166. When a new object is created, no fields are retrieved from external memory. Rather, memory allocation accelerator 160 simply stores a line of zeros in data cache 165 and marks that line of data cache 165 as dirty. Memory allocation accelerator 166 is particularly advantageous with a write-back cache. Since memory allocation accelerator 166 eliminates the external memory access each time a new object is created, the performance of hardware processor 100 is enhanced.

Floating Point Unit

Floating point unit (FPU) 143 includes a microcode sequencer, input/output section with input/output registers, a floating point adder, i.e., an ALU, and a floating point multiply/divide unit. The microcode sequencer controls the microcode flow and microcode branches. The input/output section provides the control for input/output data transactions, and provides the input data loading and output data unloading registers. These registers also provide intermediate result storage.

The floating point adder-ALU includes the combinatorial logic used to perform the floating point adds, floating point subtracts, and conversion operations. The floating point multiply/divide unit contains the hardware for performing multiply/divide and remainder.

Floating point unit 143 is organized as a microcoded engine with a 32-bit data path. This data path is often reused many times during the computation of the result. Double precision operations require approximately two to four times the number of cycles as single precision operations. The floating point ready signal is asserted one-cycle prior to the completion of a given floating point operation. This allows integer unit 142 to read the floating point unit output registers without any wasted interface cycles. Thus, output data is available for reading one cycle after the floating point ready signal is asserted.

20 Execution Unit Accelerators

5

10

15

25

30

35

Since the JAVA Virtual Machine Specification of Appendix I is hardware independent, the virtual machine instructions are not optimized for a particular general type of processor, e.g., a complex instruction set computer (CISC) processor, or a reduced instruction set computer (RISC) processor. In fact, some virtual machine instructions have a CISC nature and others a RISC nature. This dual nature complicates the operation and optimization of hardware processor 100.

For example, the JAVA virtual machine specification defines opcode 171 for an instruction lookupswitch, which is a traditional switch statement. The datastream to instruction cache unit 120 includes an opcode 171, identifying the N-way switch statement, that is followed zero to three bytes of padding. The number of bytes of padding is selected so that first operand byte begins at

an address that is a multiple of four. Herein, datastream is used generically to indicate information that is provided to a particular element, block, component, or unit.

Following the padding bytes in the datastream are a series of pairs of signed four-byte quantities. The first pair is special. A first operand in the first pair is the default offset for the switch statement that is used when the argument, referred to as an integer key, or alternatively, a current match value, of the switch statement is not equal to any of the values of the matches in the switch statement. The second operand in the first pair defines the number of pairs that follow in the datastream.

Each subsequent operand pair in the datastream has a first operand that is a match value, and a second operand that is an offset. If the integer key is equal to one of the match values, the offset in the pair is added to the address of the switch statement to define the address to which execution branches. Conversely, if the integer key is unequal to any of the match values, the default offset in the first pair is added to the address of the switch statement to define the address to which execution branches. Direct execution of this virtual machine instruction requires many cycles.

To enhance performance hardware the processor 100, a look-up switch accelerator 145 included in hardware processor 100. Look-up switch accelerator 145 includes an associative memory which stores information associated with one or more lookup switch statements. For each lookup switch statement, i.e., each instruction lookupswitch, this information includes a lookup switch identifier value, i.e., the program counter value associated with the lookup switch statement, a plurality of match values corresponding plurality of jump offset values.

5

10

15

20

25

30

Lookup switch accelerator 145 determines whether a current instruction received by hardware processor 100 corresponds to a lookup switch statement stored in the associative memory. Lookup switch accelerator 145 further determines whether a current match value associated with the current instruction corresponds with one of the match values stored in the associative memory. Lookup switch accelerator 145 accesses a jump offset value from the associative memory when the current instruction corresponds to a lookup switch statement stored in the memory and the current match value corresponds with one of the match values stored in the memory wherein the accessed jump offset value corresponds with the current match value.

Lookup switch accelerator 145 further includes circuitry for retrieving match and jump offset values associated with a current lookup switch statement when the associative memory does not already contain the match and jump offset values associated with the current lookup switch statement. Lookup switch accelerator 145 is described in more detail in U.S. Patent Application 08/xxx,xxx, entitled "LOOK-UP ACCELERATOR AND METHOD OF OPERATING SAME" naming Marc Tremblay and James Michael O'Connor as inventors, assigned to the assignee of this application, and filed on even date herewith with Attorney Docket No. SP2040, which is incorporated herein by reference in its entirety.

In the process of initiating execution of a method of an object, execution unit 140 accesses a method vector to retrieve one of the method pointers in the method vector, i.e., one level of indirection. Execution unit 140 then uses the accessed method pointer to access a corresponding method, i.e., a second level of indirection.

To reduce the levels of indirection within execution

10

15

20

25

30

WO 97/27537 PCT/US97/01307 ~

unit 140, each object is provided with a dedicated copy of each of the methods to be accessed by the object. Execution unit 140 then accesses the methods using a single level of indirection. That is, each method is directly accessed by a pointer which is derived from the object. This eliminates a level of indirection which was previously introduced by the method pointers. reducing the levels of indirection, the operation of execution unit 140 can be accelerated. The acceleration of execution unit 140 by reducing the indirection experienced by execution unit 140 described in more detail in U.S. Patent Application Serial No. 08/xxx,xxx, entitled "REPLICATING CODE TO ELIMINATE A LEVEL OF INDIRECTION DURING EXECUTION OF AN OBJECT ORIENTED COMPUTER PROGRAM" naming Marc Tremblay and James Michael O'Connor as inventors, assigned to the assignee of this application, and filed on even date herewith with Attorney Docket No. SP2043, which is incorporated herein by reference in its entirety.

20

25

30

35

10

15

Getfield-putfield Accelerator

Other specific functional units and various translation lookaside buffer (TLB) types of structures may optionally be included in hardware processor 100 to accelerate accesses to the constant pool. For example, the JAVA virtual machine specification defines an instruction putfield, opcode 181, that upon execution sets a field in an object and an instruction getfield, opcode 180, that upon execution fetches a field from an object. In both of these instructions, the opcode is followed by an index byte one and an index byte two. Operand stack 423 contains a reference to an object followed by a value for instruction putfield, but only a reference to an object for instruction getfield.

Index bytes one and two are used to generate an index into the constant pool of the current class. The

item in the constant pool at that index is a field reference to a class name and a field name. The item is resolved to a field block pointer which has both the field width, in bytes, and the field offset, in bytes.

An optional getfield- putfield accelerator 146 in execution unit 140 stores the field block pointer for instruction getfield or instruction putfield in a cache. for use after the first invocation of the instruction, along with the index used to identify the item in the constant pool that was resolved into the field block pointer as a tag. Subsequently, execution unit 140 uses index bytes one and two to generate the index and supplies the index to getfield-putfield accelerator 146. If the index matches one of the indexes stored as a tag, i.e., there is a hit, the field block pointer associated with that tag is retrieved and used by execution unit 140. Conversely, if a match is not found, execution unit 140 performs the operations described above. Getfield-putfield accelerator 146 is implemented without using self-modifying code that was used in one embodiment of the quick instruction translation described above.

In one embodiment, getfield-putfield accelerator 146 includes an associative memory that has a first section that holds the indices that function as tags, and a second section that holds the field block pointers. When an index is applied through an input section to the first section of the associative memory, and there is a match with one of the stored indices, the field block pointer associated with the stored index that matched in input index is output from the second section of the associative memory.

Bounds Check Unit

Bounds check unit 147 (Fig. 1) in execution unit 140 is an optional hardware circuit that checks each access to an element of an array to determine whether the access

5

10

15

20

25

WO 97/27537 PCT/US97/01307 ~

is to a location within the array. When the access is to a location outside the array, bounds check unit 147 issues an active array bound exception signal to execution unit 140. In response to the active array bound exception signal, execution unit 140 initiates execution of an exception handler stored in microcode ROM 141 that in handles the out of bounds array access.

In one embodiment, bounds check unit 147 includes an associative memory element in which is stored a array identifier for an array, e.g., a program counter value, and a maximum value and a minimum value for the array. When an array is accessed, i.e, the array identifier for that array is applied to the associative memory element, and assuming the array is represented in the associative memory element, the stored minimum value is a first input signal to a first comparator element, sometimes called a comparison element, and the stored maximum value is a first input signal to a second comparator element, sometimes also called a comparison element. A second input signal to the first and second comparator elements is the value associated with the access of the array's element.

If the value associated with the access of the array's element is less than or equal to the stored maximum value and greater than or equal to the stored minimum value, neither comparator element generates an output signal. However, if either of these conditions is false, the appropriate comparator element generates the active array bound exception signal. A more detailed description of one embodiment of bounds check unit 147 is in U.S. Patent Application Serial 08/xxx,xxx, entitled "PROCESSOR WITH ACCELERATED ARRAY ACCESS BOUNDS CHECKING" naming Marc Tremblay, James Michael O'Connor, and William N. Joy as inventors, assigned to the assignee of this application, and filed on even date herewith with Attorney Docket No. SP2041

10

15

20

25

30

which is incorporated herein by reference in its entirety.

The JAVA Virtual Machine Specification defines that certain instructions can cause certain exceptions. The checks for these exception conditions are implemented, and a hardware/software mechanism for dealing with them is provided in hardware processor 100 by information in microcode ROM 149 and program counter and trap control logic 170. The alternatives include having a trap vector style or a single trap target and pushing the trap type on the stack so that the dedicated trap handler routine determines the appropriate action.

No external cache is required for the architecture of hardware processor 100. No translation lookaside buffers need be supported.

Figure 5 illustrates several possible add-ons to hardware processor 100 to create a unique system. Circuits supporting any of the eight functions shown, i.e., NTSC encoder 501, MPEG 502, Ethernet controller 503, VIS 504, ISDN 505, I/O controller 506, ATM assembly/reassembly 507, and radio link 508 can be integrated into the same chip as hardware processor 100 of this invention.

Figure 6A is a block diagram of a dual instruction set processor 690, which, in one embodiment of the invention, is implemented on a single silicon chip. Dual instruction set processor 690 decodes and executes virtual machine instructions, i.e., a first set of instructions, received from a network, for example, and also has the capability to decode and execute a second set of instructions that are supplied, for example, from a local memory, or from a network.

The first and second sets of instructions are for different computer processor architectures. In one embodiment, the first set of instructions are virtual machine instructions, such as the JAVA virtual machine

10

15

25

/ 30

instructions, and the second set of instructions are the native instructions for a conventional microprocessor architecture such as the architectures discussed above.

Initially, when dual instruction set processor 690 boots up, the operating system executed on dual instruction set processor 690 typically brings the processor up executing instructions in the native instruction set. When an application is loaded that requires, or utilizes instructions in the virtual machine instruction set, the operating system directs the datastream to translation unit 691.

In one embodiment, translation unit 691 is a ROM that includes a translator from virtual machine instructions to native instructions. The ROM also may include microcode that is used to implement some virtual machine instructions on processor 690. Alternatively, a software implementation of the translator could be executed by processor 690 to convert the virtual machine instructions in the datastream to native instructions.

Native instructions from translation unit 691 are decoded by decode unit 692, which is a conventional decode unit for the conventional microprocessor architecture utilized. The decoded instructions are then executed by execution unit 693 which is a conventional execution unit for the conventional microprocessor architecture utilized. If microcode routines are included in translation unit 691 to implement certain virtual machine instructions, the microcode routines are passed directly to execution unit 693 for execution.

Those of skill in the art will appreciate that processor 690 includes other functional units, memory structures, etc. that are not shown in Figure 6A to avoid detracting from the features of the invention. In addition, depending upon the particular conventional microprocessor architecture utilized, additional microcode may be required to support the virtual machine

5

10

15

20

25

30

environment of interest. Of course, if it is desired to enhance the performance of the conventional microprocessor architecture, the various caches and acceleration unit described above also could be incorporated within the conventional microprocessor architecture.

Dual instruction set processor 690 executes the translated virtual machine instructions directly and so a software interpreter or a just-in-time compiler is not required. Since the translated virtual machine instructions are executed directly, the performance is better than that with a software interpreter or just-in-time compiler.

In one embodiment of dual instruction set processor 690, a bit in a processor status register is defined as a mode selection bit. When the mode selection bit is in a first state, signal MODE (Fig. 6A) is active and datastream 695 is passed through demultiplexer 696 to decode unit 692. When the mode selection bit is in a second state, signal MODE is inactive and datastream 695 is passed through demultiplexer 696 to translation unit 691 and a translated instruction stream from translator unit 691 is input to decode unit 692. Thus, in this embodiment, the virtual machine is implemented in a conventional microprocessor architecture.

In another embodiment, which is illustrated in Figure 6B, a dual instruction set processor sometimes referred to as processor 600, includes: a stack 655, which can be stack 400 (Fig. 4A); a first instruction decoder 635 that receives an instruction stream from a network or local memory; a second instruction decoder 660 that receives selected instructions from the network or local memory; instruction execution unit 650 that includes a first execution unit 640; and a second execution unit 662; and a stack 655, which can be stack 400 (Fig. 4A), that is

5

10

15

20

25

30

utilized by first execution unit 640. Those of skill in the art will appreciate that processor 600 includes other functional units. However, the other functional units are not critical to the invention and so are not illustrated to avoid detracting from the description of the invention. In addition, second execution unit 622 may include microcode routines to support the environment required by first execution unit 640.

While in this embodiment the various functional units are shown on a single die, this is illustrative only and is not intended to limit the invention to this particular embodiment. In view of this disclosure, those of skill in the art will be able to implement the principles of this invention in separate processors, a unified processor, or any other physical configuration desired.

Second instruction decoder 660 can be of any of the types well known in the art, including but not limited a decoder that decodes another set of stack instructions. In one embodiment of the invention, second instruction decoder 660 is a RISC type instruction decoder. In this embodiment, second execution unit 662 is a RISC type instruction execution unit that is connected to a flat register as opposed to the stack architecture of first execution unit 640 in instruction In yet another embodiment of the execution unit 650. present invention, second instruction decoder 660 is a ClSC type instruction decoder and second execution unit 662 is a CISC type execution unit. In still another embodiment, second instruction decoder 660 is a VLIW type instruction decoder and second execution unit 662 is a VLIW type execution unit.

As discussed in more detail below, in one embodiment of the invention, first instruction decoder 635 is equivalent to instruction decoder 135 in instruction decode unit 130 (Fig. 1). Second instruction decoder 660

10

15

20

25

30

(Fig. 6B) is activated in response to execution of a set mode instruction in the stream of virtual mode instructions, and the instruction stream is toggled from first instruction decoder unit 635 to second instruction decoder 660. Once second instruction decoder 660 is activated, decoded instructions from second instruction decoder 660 are supplied to a second execution unit 662 in instruction execution unit 650.

This configuration has several advantages. As shown in Appendix I, the JAVA Virtual Machine Specification leaves some opcodes for further expansion, i.e, the specification does not define all of the possible 256 However, even this capability for further expansion is not sufficient to provide all instructions that may be desired. With processor 600, the native instructions for execution unit 662 can be utilized to supplement the instructions in the JAVA Virtual Machine Specification. For example, if an application requires a transcendental function, such as a sine or cosine function, the transcendental function can be implemented using the set mode instruction, and instructions utilized in the native instruction set of execution unit 662 to execute the desired function.

Hence, according to the principles of the invention, one way to increase the number of virtual machine instructions beyond the limit of 256, is to assign a specific opcode, such as opcode 255, as a set mode instruction. As described above, execution of the set mode instruction activates second instruction decoder 660, and toggles or switches, a second set of instructions, such as RISC type of instructions, to second instruction decoder 660 to perform computations that are not supported in the JAVA Virtual Machine Specification.

Execution of the set mode instruction causes the operating system to change the state of a mode bit, which

10

15

20

25

in turn activates second instruction decoder 660 and second execution unit 662. When the computations are completed, the operating system detects the completion and the operating system resets the mode bit so that the input datastream is returned to first instruction decoder 635.

Hence, in this embodiment of the invention, where second instruction execution unit 662 is a RISC type execution unit, the manner of activating and executing the RISC instructions by second instruction decoder 660 and second execution unit 662 can be seen by \sim reference to Figure 7. When set mode instruction 701, i.e., opcode 255 in datastream 700 (Fig. 7) is decoded by instruction decoder 135 (Fig. 6B) and executed by first execution unit 640, the state of the set mode bit is changed to activate second instruction decoder 660 and second execution unit 662. The instructions in datastream 700 that immediately follow instruction 701 are RISC instructions, i.e., opcodes for a RISC execution unit, and their associated operands.

Consequently, instruction decoder 135, or other hardware in processor 600 routes information 702 to second instruction decoder 660, and bypasses the decoding of instruction decoder 135. For example, the demultiplexer and signal MODE in Figure 6A could be incorporated in processor 600.

Figure 6C shows in more detail another embodiment of the invention where the first instruction decoder 635, first execution unit 640 and stack 655 are instruction decoder 135, execution unit 140 and stack cache 155 of hardware processor 100, respectively, that were discussed in more detail above. In this embodiment, the first and second executions units are separated, and second execution unit 662 is a RISC execution unit that is connected to a flat register 664. Also, second execution unit 662 may include microcode that is executed to

5

10

15

20

25

30

support the JAVA virtual machine environment. Hence, processor 600 and 600A can execute JAVA virtual machine instructions that include opcodes, and yet are also optimized to execute a second set of instructions for another computer processor architecture.

Hence, according to the principles of invention, a datastream that includes instructions is provided to a first instruction decoder 636. execution of a predefined instruction in the datastream, the datastream is toggled to a second instruction decoder 660 that is activated to process subsequent information in the datastream. Therefore, two different types of instruction sets, e.g., а platform independent instruction set, and a platform dependent instruction set, can be decoded and executed by dual instruction set processor 600 of this invention. This has the advantage described above of allowing the opcode space of the second execution unit to be included with the virtual machine opcode space and so enhance the performance and capability of the virtual machine.

Referring to Figure 8, there is shown a block level diagram of a computer system 800, using processor 801, that is one of processors 690, 600 and 600A of the present invention, connected to a modem 802 and to a local memory 804. In this embodiment of the invention, modem 802 communicates with a network, such as the Internet or an intranet, to receive virtual machine instructions for execution. Alternatively, intranet, modem 802 may be replaced by a network card in computer system 800. Thus, modem 802 is illustrative of communication interface unit capable of communicatively connected to a network. As is known to those of skill in the art, the communication interface unit receives a first set of instructions in a first format and supplies the first set of instructions in as second format as an output signal.

5

10

15

20

25

30

WO 97/27537 PCT/US97/01307 —

In this embodiment of the invention, processor 801 has two modes of operation. In a first mode of operation, processor 801 receives only virtual machine instructions from the network for execution. In a second mode of operation upon receipt of the predefined instruction the in virtual machine instructions. processor 801 can receive and process other instructions for a RISC, X86, Power PC, and/or any other processor architecture, which are stored in local memory 804 for In this manner, instructions which are not implemented in the virtual machine instructions, such as instructions for visual operation, e.g. dimensional drawing, etc., can be fully implemented using processor 801. Those skilled in the art will appreciate that processor 801 can also receive the second type of instructions, i.e., non-JAVA virtual machine instructions from the network with the explicit understanding that the application may not be secure.

Processors 600 and 600A have multiple applications.

For example, computer system 800 is configured to provide processor 801 with JAVA virtual machine instructions supplied from either a public carrier, e.g., via the Internet, or from local memory 804. A user of computer system 800 can be relatively certain that a computer program written in the JAVA programming language and processed as shown in Figure 2 to generate virtual machine instructions, that in turn are supplied from local memory 804, is relatively safe from viruses or other software problems.

For example, libraries needed by applications received from the network could be stored in local memory 804. A particular operating system or graphical user interface could include the libraries as part of the operating system or graphical user interface. Thus, any computer program written in the JAVA programming language, can be complied into two different versions:

10

WO 97/27537 PCT/US97/01307 —

one version to be supplied over an unsecured network for processing by other processors 600 or 600A or other hardware processors 100, and another to be used in a local environment such as local memory 804, or other trusted environment.

The difference in the two compiled versions of the JAVA language source programs is that the compiled version intended for execution locally, e.g. the version stored in the local memory 804, does not need to have the extensive security checks such as array bounds checking as the version for the unsecured network. Thus, the time consuming and cumbersome security checks can be bypassed where they are unnecessary. This enhances the performance of processors 600 and 600A in a local environment, but yet assures that the processors can also be used to process virtual machine instructions received over a public carrier.

Above a network was considered as an unsecure environment, and a local memory was considered a trusted environment. However, this is illustrative only. Those of skill in the art will appreciate that transmissions over the Internet, an intranet, or other network maybe secure and trusted. Therefore is such situations, the features in this invention for a trusted environment can be utilized. Similarly, in some situations the local memory may not be a trusted environment so the principles of this invention for an unsecure environment should be utilized.

Those of ordinary skill in the art would be enabled by this disclosure to add to or modify the embodiment of the present invention in various ways and still be within the scope and spirit of the various aspects of the invention. Accordingly, various changes and modifications which are apparent to a person skilled in the art to which the invention pertains are deemed to lie between the spirit and scope in the invention as defined

10

15

20

25

30

by the appended claims.

APPENDIX I

The JAVA Virtual Machine Specification

©1993, 1994, 1995 Sun Microsystems, Inc. 2550 Garcia Avenue, Mountain View, California 94043-1100 U.S.A.

All rights reserved. This BETA quality release and related documentation are protected by copyright and distributed under licenses restricting its use, copying, distribution, and decompilation. No part of this release or related documentation may be reproduced in any form by any means without prior written authorization of Sun and its licensors, if any.

Portions of this product may be derived from the UNIX® and Berkeley 4.3 BSD systems, licensed from UNIX System Laboratories, Inc. and the University of California, respectively. Third-party font software in this release is protected by copyright and licensed from Sun's Font Suppliers.

RESTRICTED RIGHTS LEGEND: Use, duplication, or disclosure by the United States Government is subject to the restrictions set forth in DFARS 252.227-7013 (c)(1)(ii) and FAR 52.227-19.

The release described in this manual may be protected by one or more U.S. patents, foreign patents, or pending applications.

TRADEMARKS

5

10

15

20

25 Sun, Sun Microsystems, Sun Microsystems Computer Corporation, the Sun logo, the Sun Microsystems Computer Corporation logo, WebRunner, JAVA, FirstPerson and the FirstPerson logo and agent are trademarks or registered trademarks of Sun Microsystems, Inc. The "Duke" character is a trademark of Sun Microsystems, Inc. and Copyright (c) 1992-1995 Sun Microsystems, Inc. All Rights Reserved. UNIX® is a registered trademark in the United States and other countries, exclusively licensed through X/Open Company, Ltd. OPEN LOOK is a registered trademark of Novell, Inc. All other product names mentioned herein are the trademarks of their

5

10

15

20

25

30

respective owners.

All SPARC trademarks, including the SCD Compliant Logo, are trademarks or registered trademarks of SPARC International, Inc. SPARCstation, SPARCserver, SPARCengine, SPARCworks, and SPARCompiler are licensed exclusively to Sun Microsystems, Inc. Products bearing SPARC trademarks are based upon an architecture developed by Sun Microsystems, Inc.

The OPEN LOOK® and Sun™ Graphical User Interfaces were developed by Sun Microsystems, Inc. for its users and licensees. Sun acknowledges the pioneering efforts of Xerox in researching and developing the concept of visual or graphical user interfaces for the computer industry. Sun holds a non-exclusive license from Xerox to the Xerox Graphical User Interface, which license also covers Sun's licensees who implement OPEN LOOK GUIs and otherwise comply with Sun's written license agreements.

X Window System is a trademark and product of the Massachusetts Institute of Technology.

THIS PUBLICATION IS PROVIDED "AS IS" WITHOUT WARRANTY OF ANY KIND, EITHER EXPRESS OR IMPLIED, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT.

THIS PUBLICATION COULD INCLUDE TECHNICAL INACCURACIES OR TYPOGRAPHICAL ERRORS. CHANGES ARE PERIODICALLY ADDED TO THE INFORMATION HEREIN; THESE CHANGES WILL BE INCORPORATED IN NEW EDITIONS OF THE PUBLICATION. SUN MICROSYSTEMS, INC. MAY MAKE IMPROVEMENTS AND/OR CHANGES IN THE PRODUCT(S) AND/OR THE PROGRAM(S) DESCRIBED IN THIS PUBLICATION AT ANY TIME.

Preface

10

15

20

25

30

35

This document describes version 1.0 of the JAVA Virtual Machine and its instruction set. We have written this document to act as a specification for both compiler writers, who wish to target the machine, and as a specification for others who may wish to implement a compliant JAVA Virtual Machine.

The JAVA Virtual Machine is an imaginary machine that is implemented by emulating it in software on a real machine. Code for the JAVA Virtual Machine is stored in .class files, each of which contains the code for at most one public class.

Simple and efficient emulations of the JAVA Virtual Machine are possible because the machine's format is compact and efficient bytecodes.

Implementations whose native code speed approximates that of compiled C are also possible, by translating the bytecodes to machine code, although Sun has not released such implementations at this time.

The rest of this document is structured as follows:

Chapter 1 describes the architecture of the JAVA Virtual Machine;

Chapter 2 describes the .class file format;
Chapter 3 describes the bytecodes; and
Appendix A contains some instructions generated
internally by Sun's implementation of the
JAVA Virtual Machine. While not strictly
part of the specification we describe these
here so that this specification can serve as
a reference for our implementation. As more
implementations of the JAVA Virtual Machine
become available, we may remove Appendix A
from future releases.

Sun will license the JAVA Virtual Machine trademark and logo for use with compliant

WO 97/27537 PCT/US97/01307 —

implementations of this specification. If you are considering constructing your own implementation of the JAVA Virtual Machine please contact us, at the email address below, so that we can work together to insure 100% compatibility of your implementation.

Send comments on this specification or questions about implementing the JAVA Virtual Machine to our electronic mail address: JAVA@JAVA.sun.com.

10 1. JAVA Virtual Machine Architecture

1.1 Supported Data Types

The virtual machine data types include the basic data types of the JAVA language:

byte // 1-byte signed 2's complement integer
short // 2-byte signed 2's complement integer
int // 4-byte signed 2's complement integer
long // 8-byte signed 2's complement integer
float // 4-byte IEEE 754 single-precision float
double // 8-byte IEEE 754 double-precision float
char // 2-byte unsigned Unicode character

Nearly all JAVA type checking is done at compile time. Data of the primitive types shown above need not be tagged by the hardware to allow execution of JAVA. Instead, the bytecodes that operate on primitive values indicate the types of the operands so that, for example, the iadd, ladd, fadd, and dadd instructions each add two numbers, whose types are int, long, float, and double, respectively

The virtual machine doesn't have separate instructions for boolean types. Instead, integer instructions, including integer returns, are used to operate on boolean values; byte arrays are used for arrays of boolean.

The virtual machine specifies that floating point be done in IEEE 754 format, with support for gradual underflow. Older computer architectures that do not

15

20

25

30

WO 97/27537 PCT/US97/01307 ---

have support for IEEE format may run JAVA numeric programs very slowly.

Other virtual machine data types include:

object // 4-byte reference to a JAVA object

returnAddress // 4 bytes, used with jsr/ret/jsr_w/ret w instructions

Note: JAVA arrays are treated as objects.

This specification does not require any particular internal structure for objects. In our implementation an object reference is to a handle, which is a pair of pointers: one to a method table for the object, and the other to the data allocated for the object. Other implementations may use inline caching, rather than method table dispatch; such methods are likely to be faster on hardware that is emerging between now and the year 2000.

Programs represented by JAVA Virtual Machine bytecodes are expected to maintain proper type discipline and an implementation may refuse to execute a bytecode program that appears to violate such type discipline.

While the JAVA Virtual Machines would appear to be limited by the bytecode deònition to running on a 32-bit address space machine, it is possible to build a version of the JAVA Virtual Machine that automatically translates the bytecodes into a 64-bit form. A description of this transformation is beyond the scope of the JAVA Virtual Machine Specification.

30

35

5

10

15

20

25

1.2 Registers

At any point the virtual machine is executing the code of a single method, and the pc register contains the address of the next bytecode to be executed.

Each method has memory space allocated for it to hold:

a set of local variables, referenced by a vars register;

an operand stack, referenced by an optop register;
and

a execution environment structure, referenced by a frame register.

All of this space can be allocated at once, since the size of the local variables and operand stack are known at compile time, and the size of the execution environment structure is well-known to the interpreter.

All of these registers are 32 bits wide.

1.3 Local Variables

5

10

15

20

25

30

35

Each JAVA method uses a fixed-sized set of local variables. They are addressed as word offsets from the vars register. Local variables are all 32 bits wide.

Long integers and double precision floats are considered to take up two local variables but are addressed by the index of the first local variable. (For example, a local variable with index containing a double precision float actually occupies storage at indices n and n+1.) The virtual machine specification does not require 64-bit values in local variables to be 64-bit aligned. Implementors are free to decide the appropriate way to divide long integers and double precision floats into two words.

Instructions are provided to load the values of local variables onto the operand stack and store values from the operand stack into local variables.

1.4 The Operand Stack

The machine instructions all take operands from an operand stack, operate on them, and return results to the stack. We chose a stack organization so that it would be easy to emulate the machine efficiently on machines with few or irregular registers such as the

Intel 486 microprocessor.

The operand stack is 32 bits wide. It is used to pass parameters to methods and receive method results, as well as to supply parameters for operations and save operation results.

For example, execution of instruction iadd adds two integers together. It expects that the two integers are the top two words on the operand stack, and were pushed there by previous instructions. Both integers are popped from the stack, added, and their sum pushed back onto the operand stack. Subcomputations may be nested on the operand stack, and result in a single operand that can be used by the nesting computation.

15 Each primitive data type has specialized instructions that know how to operate on operands of that type. Each operand requires a single location on the stack, except for long and double operands, which require two locations.

Operands must be operated on by operators appropriate to their type. It is illegal, for example, to push two integers and then treat them as a long. This restriction is enforced, in the Sun implementation, by the bytecode verifier. However, a small number of operations (the dup opcodes and swap) operate on runtime data areas as raw values of a given width without regard to type.

In our description of the virtual machine instructions below, the effect of an instruction's execution on the operand stack is represented textually, with the stack growing from left to right, and each 32-bit word separately represented. Thus:

Stack: ..., value1, value2 > ..., value3
shows an operation that begins by having value2 on top
of the stack with value1 just beneath it. As a result
of the execution of the instruction, value1 and value2

10

20

25

30

WO 97/27537 PCT/US97/01307 T

are popped from the stack and replaced by value3, which has been calculated by the instruction. The remainder of the stack, represented by an ellipsis, is unaffected by the instruction's execution.

The types long and double take two 32-bit words on the operand stack:

Stack: ... ⇒ ..., value-word1, value-word2

This specification does not say how the two words are selected from the 64-bit long or double value; it is only necessary that a particular implementation be internally consistent.

1.5 Execution Environment

10

The information contained in the execution 15 environment is used to do dynamic linking, normal method returns, and exception propagation.

1.5.1 Dynamic Linking

The execution environment contains references to

the interpreter symbol table for the current method and
current class, in support of dynamic linking of the
method code. The class file code for a method refers
to methods to be called and variables to be accessed
symbolically. Dynamic linking translates these

symbolic method calls into actual method calls, loading
classes as necessary to resolve as-yet-undefined
symbols, and translates variable accesses into
appropriate offsets in storage structures associated

This late binding of the methods and variables makes changes in other classes that a method uses less likely to break this code.

with the runtime location of these variables.

1.5.2 Normal Method Returns

If execution of the current method completes normally, then a value is returned to the calling

method. This occurs when the calling method executes a return instruction appropriate to the return type.

The execution environment is used in this case to restore the registers of the caller, with the program counter of the caller appropriately incremented to skip the method call instruction. Execution then continues in the calling method's execution environment.

1.5.3 Exception and Error Propagation

An exceptional condition, known in JAVA as an Error or Exception, which are subclasses of Throwable, may arise in a program because of:

- à dynamic linkage failure, such as a failure to find a needed class file;
- a run-time error, such as a reference through a null pointer;

an asynchronous event, such as is thrown by Thread.stop, from another thread; and the program using a throw statement.

20 When an exception occurs:

5

25

30

35

A list of catch clauses associated with the current method is examined. Each catch clause describes the instruction range for which it is active, describes the type of exception that it is to handle, and has the address of the code to handle it.

An exception matches a catch clause if the instruction that caused the exception is in the appropriate instruction range, and the exception type is a subtype of the type of exception that the catch clause handles. If a matching catch clause is found, the system branches to the specified handler. If no handler is found, the process is repeated until all the nested catch clauses of the current method have been exhausted.

The order of the catch clauses in the list is

important. The virtual machine execution continues at the first matching catch clause. Because JAVA code is structured, it is always possible to sort all the exception handlers for one method into a single list that, for any possible program counter value, can be searched in linear order to find the proper (innermost containing applicable) exception handler for an exception occurring at that program counter value.

If there is no matching catch clause then the current method is said to have as its outcome the uncaught exception. The execution state of the method that called this method is restored from the execution environment, and the propagation of the exception continues, as though the exception had just occurred in this caller.

1.5.4 Additional Information

The execution environment may be extended with additional implementation-specified information, such as debugging information.

1.6 Garbage Collected Heap

The JAVA heap is the runtime data area from which class instances (objects) are allocated. The JAVA language is designed to be garbage collected - it does not give the programmer the ability to deallocate objects explicitly. The JAVA language does not presuppose any particular kind of garbage collection; various algorithms may be used depending on system requirements.

1.7 Method Area

The method area is analogous to the store for compiled code in conventional languages or the text segment in a UNIX process. It stores method code

5

10

15

25

30

WO 97/27537 PCT/US97/01307 T

(compiled JAVA code) and symbol tables. In the current JAVA implementation, method code is not part of the garbage-collected heap, although this is planned for a future release.

5

10

20

25

30

1.8 The JAVA Instruction Set

An instruction in the JAVA instruction set consists of a one-byte opcode specifying the operation to be performed, and zero or more operands supplying parameters or data that will be used by the operation. Many instructions have no operands and consist only of an opcode.

The inner loop of the virtual machine execution is effectively:

15 do {

fetch an opcode byte execute an action depending on the value of the opcode

} while (there is more to do);

The number and size of the additional operands is determined by the opcode. If an additional operand is more than one byte in size, then it is stored in big-endian order - high order byte first. For example, a 16-bit parameter is stored as two bytes whose value is:

first byte * 256 + second_byte

The bytecode instruction stream is only byte-aligned, with the exception being the tableswitch and lookupswitch instructions, which force alignment to a 4-byte boundary within their instructions.

These decisions keep the virtual machine code for a compiled JAVA program compact and reflect a conscious bias in favor of compactness at some possible cost in performance.

35

1.9 Limitations

```
PCT/US97/01307 -
                                                                                                                              The Per-class constant pool has a maximum of 65535
                                                                                                                                                                                                            per-class constant pool has a maximum of total

This acts as an internal limit on the total
                                                                                                                                                                        lexity of a single class method is limited to 65535

The amount of code per method in the road in the rape of the indicate in the road in the rape of the indicate in the road in the rape of the indicate in the rape of 
                                                                                                                The amount of code per method is limited to 6553?

The amount of code per method in the code in the local in the l
                                                                                                                                   bytes by the sizes of the indices table, and the local the line number table, exception table.
WO 97127537
                                                                                               complexity of a single class.
                                                                                                                                                                                                                           able table. limit, the only other limitation of armimente in a Besides this number of words of armimente in a Besides the number of words of armimente in a second control of a second control of words of words of a second control of words of words
                                                                                                                                                                        Resides this limit, the only other limitation (

Resides the number of words of arguments in a

note is that the nimited to ark
                                                                                          entries.
                                                                                                                                                                                                                                                                                               Class File Format

Class File Format

This chapter documents the JAVA class (.class)
                                                                                                                                                       variable table.
                                                                                                                                                                                           method call is limited to 255.
                                                                                                                                                                                                                                                                                                                          tormat.

Each Tava Class file contains the compiled rowniant interface
                                                                                                                                                                                                                                                                    Each class file contains the compiled version of compliant interface. Compliant interface.

Each class or a JAVA interface of Acaling with a canable of Academy with a canable
                                                                                                                                                                                                                                                                                either a JAVA class or a JAVA interface. Compliant be capable of dealing with all either a JAVA class or to the following to the fallowing and interpreters must be capable following to the fallowing to the fall
                                                                                                                                                                                                                                                                                               JAVA interpreters must be capable or dealing class files that
                                                                                                                                                                                                                                                                                                                                                                                    ILICATION.

A JAVA class file consists of a stream of 8-bit martities are

A JAVA class and 32-bit martities are
                                                                                                                                        20
                                                                                                                                                                                                                                                   file format.
                                                                                                                                                                                                                                2.
                                                                                                                                                                                                                                                                                                                                                  bytes.

All 16.bit and 32.bit quantities are bytes; no four four about two or four and romerner; no four and romerner; no four and romerner; no four are in in two or four are in the four are in two or four are in two or four are in the four are in the
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          reading in two or tour bodether in network

reading in two joined horse name first

The bytes are high horse name first
                                                                                                                                                                                                                                                                                                                                                                                (big-endian) order, where the high bytes come first, where the high bytes come first, where the high bytes come first, and charges such as the JAVA JAVA io. DataInput the JAVA JAVA io. DataInput the high bytes come first. And charges such as the high bytes come first.
                                                                                                                                                                                                                                                                                                                                                                                                     This format is supported by the JAVA. io. DataInput interfaces, and classes such as and JAVA. io. DataOutnut. Stream and JAVA. io. D
                                                                                                                                                                                                                                                                                                                   specification.
                                                                                                                                                                                                                                                                                                                                                                                                                  and JAVA. io. DataOutput interfaces, and classes such as interfaces, and classes such as and JAVA. io. DataOutput interfaces, io.
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                LO. DataInputstream and JAVA. 10. DataOutputstream.

The class fire connective fields in the class and connective fields in the class and connective fields.
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    Successive fields in the structure
                                                                                                                                                                                                                                                                                                                                                                                                                                                           structure notation. Guccessive fields in the structure fields in the padding without padding of representation of the office of the structure notation. The external representation of the office of the structure in the external size arrays. Office of alicomment.
                                                                                                                                                                                                                                                                                                                                                                        respectively.
                                                                                                                                                                                                                                                                                                                                                                                                                                                                     appear in the external representation without padding of variable arrays; often of variable size arrays; or alignment. are called rables and are commonniace or alignment.
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   or alignment. Variable size arrays, often of variable of alignment. Variable tables and are commonplace or alignments, are called tables and are commonplace sized elements, are called tables and are commonplace.
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           nese structures uz, and u4 nean an unsigned one in the types uz, and u4 reanertively which are the types uz, and u4 reanertively and us reanertively and us to the types uz, a
                                                                                                                                                                                                                                                                                                                                                                                                                                                      Structure notation.
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        The types ul, u2, and u4 mean an unsigned one which are types ul, u2, and u4 mean an unsigned one which are two-i or four-byte quantity, reading imperators as reading imperators.
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         two-i or rour-byce quantity, respectively or rour-byce quantity, respectively as readunationed by method such as readunationed by method such as readunations.
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       in these atructures.
```

readUnsignedShort and readInt of the JAVA.io.DataInput interface.

2.1 Format

The following pseudo-structure gives a top-level description of the format of a class file:

```
ClassFile {
          u4 magic;
          u2 minor version;
10
          u2 major version;
          u2 constant pool count;
          cp_info constant_pool[constant_pool_count - 1];
          u2 access flags;
          u2 this class;
15
          u2 super class;
          u2 interfaces count;
          u2 interfaces[interfaces_count];
          u2 fields_count;
          field info fields[fields_count];
20
          u2 methods count;
          method_info methods[methods_count];
          u2 attributes_count;
          attribute_info attributes[attribute_count];
     }
```

This field must have the value 0xCAFEBABE. minor version, major version

These fields contain the version number of the JAVA compiler that produced this class file. An implementation of the virtual machine will normally support some range of minor version numbers 0-n of a particular major version number. If the minor version number is incremented the new code won't run on the old virtual machines, but it is possible to make a new virtual machine which can run versions up to n+1.

A change of the major version number indicates a

25

30

35

magic

major incompatible change, one that requires a different virtual machine that may not support the old major version in any way.

The current major version number is 45; the current minor version number is 3.

constant_pool_count

This field indicates the number of entries in the constant pool in the class file.

constant pool

10

15

The constant pool is a table of values. These values are the various string constants, class names, field names, and others that are referred to by the class structure or by the code.

constant_pool[0] is always unused by the compiler, and may be used by an implementation for any purpose.

Each of the constant_pool entries 1 through constant_pool_count-1 is a variable-length entry, whose format is given by the first "tag" byte, as described in section 2.3.

20 access flags

This field contains a mask of up to sixteen modifiers used with class, method, and field declarations. The same encoding is used on similar fields in field_info and method_info as described below. Here is the encoding:

Flag Name	Value	Meaning	Used By
ACC_PUBLIC	0x0001	Visible to everyone	Class, Method, Variable
ACC_PRIVATE	0x0002	Visible only to the defining class	Method, Variable
ACC_PROTECTED	0x0004	Visible to subclasses	Method, Variable
ACC_STATIC	0x0008	Variable or method is static	Method, Variable
ACC_FINAL	0x0010	No further subclassing, overriding, or assignment after initialization	Class, Method, Variable
ACC_SYNCHRONIZED	0x0020	Wrap use in monitor lock	Method

30

ACC_VOLATILE	0x0040	Can't cache	Variable
ACC_TRANSIENT	0x0080	Not to be written or read by a persistent object manager	Variable
ACC_NATIVE	0x0100	Implemented in a language other than JAVA	Method
ACC_INTERFACE	0x0200	Is an interface	Class
ACC_ABSTRACT	0x0400	No body provided	Class, Method

5

this_class

This field is an index into the constant pool; constant_pool [this_class] must be a CONSTANT_class.

10 super_class

This field is an index into the constant pool. If the value of super_class is nonzero, then constant_pool [super_class] must be a class, and gives the index of this class's superclass in the constant pool.

If the value of super_class is zero, then the class being defined must be JAVA.lang.Object, and it has no superclass.

interfaces count

This field gives the number of interfaces that 20 this class implements.

interfaces

Each value in this table is an index into the constant pool. If a table value is nonzero (interfaces[i] != 0, where 0 <= i <interfaces_count), then constant_pool [interfaces[i]] must be an interface that this class implements.

fields_count

This field gives the number of instance variables, both static and dynamic, defined by this class. The fields table includes only those variables that are defined explicitly by this class. It does not include those instance variables that are accessible from this class but are inherited from superclasses.

fields

methods count

10

20

Each value in this table is a more complete description of a field in the class. See section 2.4 for more information on the field_info structure.

This field indicates the number of methods, both static and dynamic, defined by this class. This table only includes those methods that are explicitly defined by this class. It does not include inherited methods.

Each value in this table is a more complete description of a method in the class. See section 2.5 for more information on the method_info structure. attributes count

This field indicates the number of additional attributes about this class.

attributes

methods

A class can have any number of optional attributes associated with it. Currently, the only class attribute recognized is the "SourceFile" attribute,

WO 97/27537 PCT/US97/01307 --

which indicates the name of the source file from which this class file was compiled. See section 2.6 for more information on the attribute_info structure.

5 2.2 Signatures

10

A signature is a string representing a type of a method, field or array.

The field signature represents the value of an argument to a function or the value of a variable. It is a series of bytes generated by the following grammar:

<field_signature> ::= <field_type>

<field_type> ::=<base_type>|<object_type>|

<array_type>

15

 ::= B[C]D[F]I[J]S[Z]

<object_type> ::= L<fullclassname>;

<array_type> ::=[<optional_size><field_type>

<optional_size> ::= [0-9]

The meaning of the base types is as follows:

20	В	byte	signed byte
	С	char	character
	D	double	double
			precision IEEE
	•		float
25	F	float	single
			precision IEEE
			float

int integer I J long long integer L<fullclassname>; ... an object of the given class 5 short signed short S boolean true or false {<field sig> array

A return-type signature represents the return

value from a method. It is a series of bytes in the
following grammar:

An argument signature represents an argument passed to a method:

<argument_signature> ::= <field_type>

A method signature represents the arguments that the method expects, and the value that it returns.

<arguments_signature> ::= <argument_signature>*

25 2.3 Constant Pool

Each item in the constant pool begins with a 1-byte tag:. The table below lists the valid tags and

their values.

	Constant Type	Value
	CONSTANT_Class	7
_	CONSTANT_Fieldref	9
5	CONSTANT Methodref	10
	CONSTANT_InterfaceMethodref	11
	CONSTANT_String	8
	CONSTANT Integer	3
	CONSTANT_Float	4
10	CONSTANT Long	5
	CONSTANT Double	6
	CONSTANT_NameAndType	12
	CONSTANT Utf8	12
	CONSTANT Unicode	2
a c '		4

15

Each tag byte is then followed by one or more bytes giving more information about the specific constant.

20 2.3.1 CONSTANT_Class

CONSTANT_Class is used to represent a class or an interface.

```
CONSTANT_Class_info {
        ul tag;
25       u2 name_index;
}
tag
The tag will have the value CONSTANT_Class
```

name_index

constant_pool[name_index] is a CONSTANT_Utf8

giving the string name of the class.

Because arrays are objects, the opcodes anewarray and multianewarray can reference array "classes" via CONSTANT_Class items in the constant pool. In this case, the name of the class is its signature. For example, the class name for

int[][]

is

-78-

```
The class name for
          Thread[]
     is
          "[LJAVA.lang.Thread;"
 5
     2.3.2 CONSTANT_{Fieldref, Methodref, InterfaceMethodref}
               Fields, methods, and interface methods are
     represented by similar structures.
          CONSTANT_Fieldref_info {
               ul tag;
10
               u2 class index;
               u2 name_and_type_index;
          CONSTANT_Methodref_info {
15
               ul tag;
               u2 class index;
               u2 name and type index;
          CONSTANT InterfaceMethodref info {
20
               ul tag;
              u2 class_index;
               u2 name_and_type_index;
          }
     tag
25
          The tag will have the value CONSTANT_Fieldref,
     CONSTANT_Methodref, or CONSTANT_InterfaceMethodref.
     class index
          constant_pool(class_index) will be an entry of
     type CONSTANT_Class giving the name of the class or
30
     interface containing the field or method.
          For CONSTANT_Fieldref and CONSTANT_Methodref, the
     CONSTANT_Class item must be an actual class. For
     CONSTANT InterfaceMethodref, the item must be an
     interface which purports to implement the given method.
35
    name_and_type_index
          constant_pool [name_and_type_index] will be an
```

entry of type CONSTANT_NameAndType. This constant pool entry indicates the name and signature of the field or method.

```
2.3.3
                CONSTANT String
                CONSTANT_String is used to represent constant
     objects of the built-in type String.
          CONSTANT_String_info {
                ul tag;
10
               u2 string index;
     tag
          The tag will have the value CONSTANT String
     string_index
15
          constant_pool [string_index] is a CONSTANT_Utf8
          string giving the value to which the String object
          is initialized.
     2.3.4
               CONSTANT_Integer and CONSTANT_Float
20
          CONSTANT_Integer and CONSTANT Float represent
     four-byte constants.
          CONSTANT_Integer_info {
               ul tag;
               u4 bytes;
25
          CONSTANT_Float_info {
               ul tag;
               u4 bytes;
30
     tag
          The tag will have the value CONSTANT_Integer or
          CONSTANT Float
```

For integers, the four bytes are the integer 35 value. For floats, they are the IEEE 754 standard representation of the floating point value. These

bytes

bytes are in network (high byte first) order.

2.3.5 CONSTANT_Long and CONSTANT Double

CONSTANT_Long and CONSTANT_Double represent

eight-byte constants.

```
CONSTANT_Long_info {
    ul tag;
    u4 high_bytes;
    u4 low_bytes;

10 }

CONSTANT_Double_info {
    ul tag;
    u4 high_bytes;
    u4 low_bytes;
}
```

All eight-byte constants take up two spots in the constant pool. If this is the n^{th} item in the constant pool, then the next item will be numbered n+2.

tag

20

5

The tag will have the value CONSTANT_Long or CONSTANT_Double.

high_bytes, low_bytes

For CONSTANT_Long, the 64-bit value is (high_bytes << 32) +low_bytes.

For CONSTANT_Double, the 64-bit value, high_bytes and low_bytes together represent the standard IEEE 754 representation of the double-precision ûoating point number.

30 2.3.6 CONSTANT_NameAndType

CONSTANT_NameAndType is used to represent a field or method, without indicating which class it belongs to.

```
CONSTANT_NameAndType_info {

ul tag;

u2 name index;
```

u2 signature_index;

}

tag

15

The tag will have the valueCONSTANT_NameAndType.

5 name index

constant_pool [name_index] is a CONSTANT_Utf8
string giving the name of the field or method.
signature_index

constant_pool [signature_index] is a CONSTANT_Utf8

10 string giving the signature of the field or method.

2.3.7 CONSTANT_Utf8 and CONSTANT_Unicode

CONSTANT_Utf8 and CONSTANT_Unicode are used to represent constant string values.

CONSTANT_Utf8 strings are "encoded" so that strings containing only non-null ASCII characters, can be represented using only one byte per character, but characters of up to 16 bits can be represented:

All characters in the range 0x0001 to 0x007F are 20 represented by a single byte:

The null character (0x0000) and characters in the range 0x0080 to 0x07FF are represented by a pair of two bytes:

Characters in the range 0x0800 to 0xFFFF are represented by three bytes:

```
35 | 1 | 1 | 1 | 0 | 4 | bits | | 1 | 0 | 6 | bits | | 1 | 0 | 6 | bits | | 1 | 0 | 6 | bits | | 1 | 0 | 6 | bits | | 1 | 0 | 6 | bits | 1 | 1 | 0 | 6 | bits | 1 | 1 | 0 | 6 | bits | 1 | 1 | 0 | 6 | bits | 1 | 1 | 0 | 6 | bits | 1 | 1 | 0 | 6 | bits | 1 | 1 | 0 | 6 | bits | 1 | 1 | 0 | 6 | bits | 1 | 1 | 0 | 6 | bits | 1 | 1 | 0 | 6 | bits | 1 | 1 | 0 | 6 | bits | 1 | 0 | 0 | bits | 0 | 0
```

There are two differences between this format and 40 the "standard" UTF-8 format. First, the null byte

```
(0x00) is encoded in two-byte format rather than
     one-byte, so that our strings never have embedded
     nulls. Second, only the one-byte, two-byte, and
     three-byte formats are used. We do not recognize the
     longer formats.
 5
          CONSTANT Utf8 info {
               ul tag;
               u2 length;
               ul bytes[length];
10
          CONSTANT_Unicode_info {
               ul tag;
               u2 length;
               u2 bytes [length];
15
          }
     tag
          The tag will have the value CONSTANT Utf8 or
          CONSTANT_Unicode.
     length
          The number of bytes in the string. These strings
20
          are not null terminated.
     bytes
          The actual bytes of the string.
25
          2.4 Fields
          The information for each field immediately follows
     the field count field in the class file. Each field is
     described by a variable length field info structure.
     The format of this structure is as follows:
30
          field_info {
              'u2 access_flags;
               u2 name index;
               u2 signature_index;
               u2 attributes_count;
35
               attribute_info attributes[attribute count];
```

access_flags

This is a set of sixteen flags used by classes, methods, and fields to describe various properties and how they many be accessed by methods in other classes.

See the table "Access Flags" which indicates the meaning of the bits in this field.

The possible fields that can be set for a field are ACC_PUBLIC, ACC_PRIVATE, ACC_PROTECTED, ACC_STATIC, ACC_FINAL, ACC_VOLATILE, and ACC_TRANSIENT.

At most one of ACC_PUBLIC, ACC_PROTECTED, and ACC_PRIVATE can be set for any method.

name index

constant_pool [name_index] is a CONSTANT_Utf8
string which is the name of the field.

15 signature index

constant_pool [signature_index] is a CONSTANT_Utf8 string which is the signature of the field. See the section "Signatures" for more information on signatures.

20 attributes count

This value indicates the number of additional attributes about this field.

attributes

A field can have any number of optional attributes associated with it. Currently, the only field attribute recognized is the "ConstantValue" attribute, which indicates that this field is a static numeric constant, and indicates the constant value of that field.

Any other attributes are skipped.

2.5 Methods

The information for each method immediately follows themethod_count field in the class file. Each method is described by a variable length method_info structure. The structure has the following format:

```
method_info {
    u2 access_flags;
    u2 name_index;
    u2 signature_index;
    u2 attributes_count;
    attribute_info attributes [attribute_count];
}
```

access flags

5

10

25

35

This is a set of sixteen flags used by classes, methods, and fields to describe various properties and how they many be accessed by methods in other classes. See the table "Access Flags" which gives the various bits in this field.

The possible fields that can be set for a method

15 are ACC_PUBLIC, ACC_PRIVATE, ACC_PROTECTED, ACC_STATIC,
ACC_FINAL, ACC_SYNCHRONIZED, ACC_NATIVE, and
ACC_ABSTRACT.

At most one of ACC_PUBLIC, ACC_PROTECTED, and ACC_PRIVATE can be set for any method.

20 name index

constant_pool(name_index) is a CONSTANT_Utf8
string giving the name of the method.

signature index

constant_pool [signature_index] is a CONSTANT_Utf8 string giving the signature of the field. See the section "Signatures" for more information on signatures.

attributes count

This value indicates the number of additional attributes about this field.

attributes

A field can have any number of optional attributes associated with it. Each attribute has a name, and other additional information. Currently, the only field attributes recognized are the "Code" and "Exceptions" attributes, which describe the bytecodes

that are executed to perform this method, and the JAVA Exceptions which are declared to result from the execution of the method, respectively.

Any other attributes are skipped.

5

15

20

25

35

2.6 Attributes

Attributes are used at several different places in the class format. All attributes have the following format:

The attribute_name is a 16-bit index into the class's constant pool; the value of constant_pool [attribute_name] is a CONSTANT_Utf8 string giving the name of the attribute. The field attribute_length indicates the length of the subsequent information in bytes. This length does not include the six bytes of the attribute_name and attribute_length.

In the following text, whenever we allow attributes, we give the name of the attributes that are currently understood. In the future, more attributes will be added. Class file readers are expected to skip over and ignore the information in any attribute they do not understand.

2.6.1 SourceFile

The "SourceFile" attribute has the following format:

```
SourceFile_attribute {
    u2 attribute_name_index;
    u4 attribute_length;
    u2 sourcefile_index;
}
```

PCT/US97/01307

attribute name_index

constant_pool [attribute_name_index] is the CONSTANT_Utf8 string "SourceFile".

attribute_length

The length of a SourceFile_attribute must be 2. sourcefile index

constant_pool [sourcefile_index] is a
CONSTANT_Utf8 string giving the source file from which
this class file was compiled.

10

15

20

5

2.6.2 ConstantValue

The "ConstantValue" attribute has the following format:

```
ConstantValue_attribute {
    u2 attribute_name_index;
    u4 attribute_length;
    u2 constantvalue_index;
```

attribute_name_index

constant_pool (attribute_name_index) is the
CONSTANT_Utf8 string "ConstantValue".

attribute_length

The length of a ConstantValue_attribute must be 2. constantvalue index

constant_pool [constantvalue_index] gives the constant value for this field.

The constant pool entry must be of a type appropriate to the field, as shown by the following table:

30

long	CONSTANT_Long
float	CONSTANT_Float
double	CONSTANT_Double
int, short, char, byte, boolean	CONSTANT Integer

WO 97/27537 PCT/US97/01307 ~

2.6.3 Code

```
The "Code" attribute has the following format:
          Code_attribute {
               u2 attribute_name_index;
               u4 attribute length;
 5
               u2 max stack;
               u2 max_locals;
               u4 code length;
               ul code [code length];
10
               u2 exception_table length;
                    u2
                         start_pc;
                    u2
                         end_pc;
                    u2
                         handler pc;
                         catch type;
15
               } exception_table[exception_table_length];
               u2 attributes_count;
               attribute info attributes [attribute count];
```

attribute name index

constant_pool (attribute_name_index) is the
CONSTANT_Utf8 string "Code".

attribute length

This field indicates the total length of the "Code" attribute, excluding the initial six bytes.

25 max stack

20

Maximum number of entries on the operand stack that will be used during execution of this method. See the other chapters in this spec for more information on the operand stack.

.30 max locals

Number of local variable slots used by this method. See the other chapters in this spec for more information on the local variables.

code_length

The number of bytes in the virtual machine code for this method.

code

These are the actual bytes of the virtual machine code that implement the method. When read into memory, if the first byte of code is aligned onto a multiple-of-four boundary the tableswitch and tablelookup opcode entries will be aligned; see their description for more information on alignment requirements.

exception_table_length

The number of entries in the following exception table.

exception_table

Each entry in the exception table describes one exception handler in the code.

15 start pc, end pc

The two fieldsstart_pc and end_pc indicate the ranges in the code at which the exception handler is active. The values of both fields are offsets from the start of the code.start_pc is inclusive.end_pc is exclusive.

handler_pc

This field indicates the starting address of the exception handler. The value of the field is an offset from the start of the code.

25 catch type

20

30

If catch_type is nonzero, then constant_pool [catch_type] will be the class of exceptions that this exception handler is designated to catch. This exception handler should only be called if the thrown exception is an instance of the given class.

If catch_type is zero, this exception handler should be called for all exceptions.

attributes_count

This field indicates the number of additional

35 attributes about code. The "Code" attribute can itself have attributes.

attributes

A "Code" attribute can have any number of optional attributes associated with it. Each attribute has a name, and other additional information. Currently, the only code attributes defined are the "LineNumberTable" and "LocalVariableTable," both of which contain debugging information.

10 2.6.4 Exceptions Table

This table is used by compilers which indicate which Exceptions a method is declared to throw:

20 attribute_name_index

constant_pool [attribute_name_index] will be the CONSTANT_Utf8 string "Exceptions".

attribute length

This field indicates the total length of the

Exceptions_attribute, excluding the initial six bytes.

number_of_exceptions

This field indicates the number of entries in the following exception index table.

exception index table

Each value in this table is an index into the constant pool. For each table element (exception_index_table [i] != 0, where 0 <= i <number_of_exceptions), then constant_pool [exception_index+table [i]] is a Exception that this class is declared to throw.

5

15

20

25

2.6.5 LineNumberTable

This attribute is used by debuggers and the exception handler to determine which part of the virtual machine code corresponds to a given location in the source. The LineNumberTable_attribute has the following format:

attribute name index

. }

constant_pool [attribute_name_index] will be the CONSTANT_Utf8 string "LineNumberTable".

attribute length

This field indicates the total length of the LineNumberTable_attribute, excluding the initial six bytes.

line number table length

This field indicates the number of entries in the following line number table.

line_number_table

Each entry in the line number table indicates that the line number in the source file changes at a given point in the code.

30 start pc

This field indicates the place in the code at which the code for a new line in the source begins. source_pc <<SHOULD THAT BEstart_pc?>> is an offset from the beginning of the code.

35 line_number

The line number that begins at the given location

WO 97/27537 PCT/US97/01307 —

in the file.

2.6.6 LocalVariableTable

This attribute is used by debuggers to determine
the value of a given local variable during the dynamic
execution of a method. The format of the
LocalVariableTable_attribute is as follows:

```
LocalVariable Table attribute {
               u2 attribute name index;
10
               u4 attribute length;
               u2 local_variable_table_length;
               { u2 start pc;
                    u2
                         length;
                    u2
                         name_index;
15
                    u2 signature_index;
                         slot;
                    u2
                    local_variable_table[local_
                    variable_table_length];
          }
```

20 attribute name index

constant_pool [attribute_name_index] will be the CONSTANT_Utf8 string "LocalVariableTable".

attribute length

This field indicates the total length of the
LineNumberTable_attribute, excluding the initial six
bytes.

local_variable table length

This field indicates the number of entries in the following local variable table.

30 local_variable_table

Each entry in the local variable table indicates a code range during which a local variable has a value. It also indicates where on the stack the value of that variable can be found.

35 start pc, length

The given local variable will have a value at the

WO 97/27537 PCT/US97/01307 --

code between start_pc andstart_pc + length. The two
values are both offsets from the beginning of the code.
name_index, signature index

constant_pool [name_index] and constant_pool [signature_index] are CONSTANT_Utf8 strings giving the name and signature of the local variable.

The given variable will be the slotth local variable in the method's frame.

10

5

3. The Virtual Machine Instruction Set

3.1 Format for the Instructions

JAVA Virtual Machine instructions are represented in this document by an entry of the following form.

15 instruction name

Short description of the instruction Syntax:

opcode=number
operand1
operand2

20

25

Stack:, value1, value2 ⇒ ..., value3
A longer description that explains the functions of the instruction and indicates any exceptions that might be thrown during execution.

Each line in the syntax table represents a single 8-bit byte.

Operations of the JAVA Virtual Machine most often
take their operands from the stack and put their
results back on the stack. As a convention, the
descriptions do not usually mention when the stack is
the source or destination of an operation, but will
always mention when it is not. For instance,

instruction **iload** has the short description "Load integer from local variable." Implicitly, the integer

WO 97/27537 PCT/US97/01307 -

is loaded onto the stack. Instruction **iadd** is described as "Integer add"; both its source and destination are the stack.

Instructions that do not affect the control flow of a computation may be assumed to always advance the virtual machine program counter to the opcode of the following instruction. Only instructions that do affect control flow will explicitly mention the effect they have on the program counter.

10

3.2 Pushing Constants onto the Stack

bipush

Push one-byte signed integer

15 Syntax:

bipush=16 bytel

Stack: ...=> ..., value

byte1 is interpreted as a signed 8-bitvalue. This
value is expanded to an integer and pushed onto the
operand stack.

sipush

25 Push two-byte signed integer

Syntax:

sipush=17 byte1 byte2

30

20

Stack: ...=> ..., item

byte1 and byte2 are assembled into a signed 16-bit
value. This value is expanded to an integer and pushed
onto the operand stack.

ldcl

Push item from constant pool
Syntax:

ldcl=18 indexbyte1

5

10

Stack: ...=> ..., item

indexbytel is used as an unsigned 8-bit index into the constant pool of the current class. The item at that index is resolved and pushed onto the stack. If a String is being pushed and there isn't enough memory to allocate space for it then an OutOfMemoryError is thrown.

Note: A String push results in a reference to an object.

ldc2

Push item from constant pool
Syntax:

20

25

30

ldc2=19 indexbyte1 indexbyte2

Stack: ...=> ..., item

indexbytel and indexbyte2 are used to construct an unsigned 16-bit index into the constant pool of the current class. The item at that index is resolved and pushed onto the stack. If a String is being pushed and there isn't enough memory to allocate space for it then an OutOfMemoryError is thrown.

Note: A String push results in a reference to an object.

ldc2w

Push long or double from constant pool Syntax:

ldc2w=20

```
indexbyte1
```

Stack: ...=> ..., constant-word1, constant-word2

indexbyte1 and indexbyte2 are used to construct an unsigned 16-bit index into the constant pool of the current class. The two-word constant that index is resolved and pushed onto the stack.

10 aconst_null

Push null object reference

Syntax:

aconst_null=1

15 Stack: ...=> ..., null

Push the null object reference onto the stack.

iconst ml

Push integer constant -1

20 Syntax:

iconst ml=2

Stack: ...=> ..., 1

Push the integer -1 onto the stack.

25

iconst <n>

Push integer constant

Syntax:

iconst , <n>

30

Stack: ...=> ..., <n>

Forms: $iconst_0 = 3$, $iconst_1 = 4$, $iconst_2 = 5$,

 $iconst_3 = 6$, $iconst_4 = 7$, $iconst_5 = 8$

Push the integer < n > onto the stack.

35

lconst_<1>

Push long integer constant Syntax:

lconst <1>

5 Stack: ...=> ..., <l>-word1, <l>-word2
Forms: lconst_0 = 9, lconst_1 = 10
Push the long integer <l> onto the stack.

fconst_<f>

10 Push single float

Syntax:

fconst <f>

Stack: ...=> ..., <f>

dconst <d>

20 Push double float

Syntax:

dconst_<d>

Stack: ...=> ..., <d>-word1, <d>-word2

25 Forms: dconst_0 = 14, dconst_1 = 15
 Push the double-precision floating point number
<d> onto the stack.

3.3 Loading Local Variables Onto the Stack

30

lload

Load integer from local variable Syntax:

•

iload=21 vindex

35

Stack: ...=> ..., value

The value of the local variable at vindex in the current JAVA frame is pushed onto the operand stack.

iload_<n>

5 Load integer from local variable Syntax:

iload <n>

Stack: ...=> ..., value

10 Forms: iload_0 = 26, iload_1 = 27,iload_2 = 28,
 iload_3 = 29

The value of the local variable at <n> in the current JAVA frame is pushed onto the operand stack.

This instruction is the same as iload with a vindex of <n>, except that the operand <n> is implicit.

iload

Load long integer from local variable Syntax:

20

iload = 22 vindex

Stack: ... => ..., value-word1, value-work2

The value of the local variables at vindex and

vindex+1 in the current JAVA frame is pushed onto the operand stack.

lload_<n>

Load long integer from local variable Syntax:

30 Syntax:

iload_<n>

Stack: ...=> ..., value-word1, value-word2
Forms: lload_0 = 30, lload_1 = 31, lload_2 = 32,
lload 3 = 33

The **value** of the local variables at <n> and <n>+1 in the current JAVA frame is pushed onto the operand

stack.

This instruction is the same as lload with a vindex of <n>, except that the operand <n> is implicit.

5 fload

Load single float from local variable Syntax:

fload = 23
vindex

10

Stack: ...=> ..., value

The value of the local variable at vindex in the current JAVA frame is pushed onto the opera and stack.

15 fload_<n>

Load single float from local variable Syntax:

fload_<n>

20 Stack: ...=> ..., value

Forms: fload_0 = 34, fload_1 = 35, floac_1 = 36, fload_3 = 37

The value of the local variable at < n > is the current JAVA frame is pushed onto the operand stack.

This instruction is the same as fload with a vindex of <n>, except that the operand <n> is implicit.

dload

30

Load double float from local variable Syntax:

dload = 24 vindex

Stack: ...=> ..., value-word1, value-word2

The value of the local variables at vindex and vindex+1 in the current JAVA frame is pushed onto the operand stack.

WO 97/27537

PCT/US97/01307 -

dload <n>

Load double float from local variable Syntax:

5

dload <n>

Stack: ...=> ..., value-word1, value-word2

Forms: dload_0 = 38, dload_1 = 39, dload_2 = 40, dload_3 = 41

The value of the local variables at < n > and < n > +1 in the current JAVA frame is pushed onto the operand stack.

This instruction is the same as dload with a vindex of < n >, except that the operand < n > is implicit. aload

Load object reference from local variable Syntax:

aload = 25 vindex

20

15

Stack: ...=> ..., value

The value of the local variable at vindex in the current JAVA frame is pushed onto the operand stack.

25 aload <n>

Load object reference from local variable Syntax:

aload_<n>

30 Stack: ...=> ..., value

Forms: aload_0 = 42,aload_1 = 43, aload_2 = 44, aload_3 = 45

The value of the local variable at < n > in the current JAVA frame is pushed onto the operand stack.

This instruction is the same as aload with a vindex of <n>, except that the operand <n> is implicit.

3.4 Storing Stack Values into Local Variables

istore

5

Store integer into local vaiable Syntax:

istore = 54
vindex

Stack: ..., value => ...

value must be an integer. Local variable vindex in the current JAVA frame is set to value.

istore_<n>

Store integer into local variable

15 Syntax:

istore <n>

Stack: ..., value => ...

Forms: istore_0 = 59, istore_1 = 60, istore_2 =

20 61, istore 3 = 62

value must be an integer. Local variable <n> in
the current JAVA frame is set to value.

This instruction is the same as istore with a vindex of <n>, except that the operand <n> is implicit.

25

lstore

Store long integer into local variable Syntax:

lstore = 55

30

35

Stack: ..., value-word1, value-word2 => ...

value must be a long integer. Local variables

vindex+1 in the current JAVA frame are set to value.

lstore_<n>

Store long integer into local variable

Syntax:

lstore_<n>

Stack: ..., value-word1, value-word2 =>

5 Forms: lstore_0 = 63, lstore_1 = 64, lstore_2 =
65, lstore_3 = 66

value must be a long integer. Local variables <n>
and <n>+1 in the current JAVA frame are set to value.

This instruction is the same as 1store with a vindex of <n>, except that the operand <n> is implicit.

fstore

Store single float into local variable Syntax:

15

fstore =56 vindex

Stack: ..., value => ...

value must be a single-precision floating point
number. Local variable vindex in the current JAVA
frame is set to value.

fstore_<n>

Store single float into local variable

25 Syntax:

fstore_<n>

Stack: ..., value => ...

Forms: fstore_0 = 67, fstore_1 = 68, fstore_2 =

30 69, fstore 3 = 70

value must be a single-precision floating point
number. Local variable <n> in the current JAVA frame
is set to value.

This instruction is the same as fstore with a vindex of <n>, except that the operand <n> is implicit.

-102-

dstore

Store double float into local variable Syntax:

dstore = 57

5

10

Stack: ..., value-word1, value-word2 => ...

value must be a double-precision floating point
number. Local variables vindex and vindex+1 in the
current JAVA frame are set to value.

dstore_<n>

Store double float into local variable Syntax:

15

20

dstore_<n>

Stack: ..., value-word1, value-word2 => ...
Forms: dstore_0 = 71, dstore_1 = 72, dstore_2 =
73, dstore_3 = 74

value must be a double-precision floating point
number. Local variables <n> and <n>+1 in the current
JAVA frame are set to value.

This instruction is the same as dstore with a vindex of < n >, except that the operand < n > is implicit.

25 astore

Store object reference into local variable Syntax:

astore = 58
vindex

30

Stack: ..., value => ...

value must be a return address or a reference to an object. Local variable vindex in the current JAVA frame is set to value.

35

astore_<n>

Store object reference into local variable

Syntax:

astore_<n>

Stack: ..., **value** => ...

5 Forms: astore_0 = 75, astore_1 = 76, astore_2 =
77, astore_3 = 78

value must be a return address or a reference to
an object. Local variable <n> in the current JAVA
frame is set to value.


This instruction is the same as astore with a vindex of <n>, except that the operand <n> is implicit.

iinc

Increment local variable by constant

15

Syntax:



20

25

Stack: no change

Local variable **vindex** in the current JAVA frame must contain an integer. Its value is incremented by the value **const**, where **const** is treated as a signed 8-bit quantity.

3.5 Wider index for Loading, Storing and Incrementing

wide

30 Wider index for accessing local variables in load, store and increment.

Syntax:

wide = 196 vindex2

35

Stack: no change

This bytecode must precede one of the following bytecodes: iload, lload, fload, dload, aload, istore, lstore, fstore, dstore, astore, iinc. The vindex of the following bytecode and vindex2 from this bytecode are assembled into an unsigned 16-bit index to a local variable in the current JAVA frame. The following bytecode operates as normal except for the use of this wider index.

10 3.6 Managing Arrays

newarray

Allocate new array

Syntax:

15

5

newarray	=	188
atyp	e	_

Stack: ..., size => result

size must be an integer. It represents the number
20 of elements in the new array.

atype is an internal code that indicates the type
of array to allocate. Possible values for atype are as
follows:

	T_BOOLEAN	4
25	T_CHAR	5
	T_FLOAT	6
	T_DOUBLE	7
	T_BYTE	8
	T_SHORT	9
30	T_INT	10
	T LONG	11

A new array of atype, capable of holding size elements, is allocated, and result is a reference to this new object. Allocation of an array large enough to contain size items of atype is attempted. All elements of the array are initialized to zero.

WO 97/27537 PCT/US97/01307 --

If size is less than zero, a

NegativeArraySizeException is thrown. If there is not
enough memory to allocate the array, anOutOfMemoryError
is thrown.

5

anewarray

Allocate new array of references to objects Syntax:

10

anewarray = 189	
indexbyte1	
indexbyte2	

Stack: ..., size => result

size must be an integer. It represents the number
15 of elements in the new array.

indexbyte1 and indexbyte2 are used to construct an index into the constant pool of the current class. The item at that index is resolved. The resulting entry must be a class.

A new array of the indicated class type and capable of holding size elements is allocated, and result is a reference to this new object. Allocation of an array large enough to contain size items of the given class type is attempted. All elements of the array are initialized to null.

If size is less than zero, a

NegativeArraySizeException is thrown. If there is not enough memory to allocate the array, an

OutOfMemoryError is thrown.

an array of object references. For example, to create new Thread[7]

the following code is used:

bipush 7

anewarray <Class "JAVA.lang.Thread">
anewarray can also be used to create the first

dimension of a multi-dimensional array. For example, the following array declaration:

new int[6][]

is created with the following code:

bipush 6

anewarray <Class "[I">

See CONSTANT_Class in the "Class File Format" chapter for information on array class names.

10 multianewarray

Allocate new multi-dimensional array Syntax:

multianewarray = 197
indexbyte1
indexbyte2
dimensions

15

20

30

35

5

Stack: ..., size1 size2...sizen => result

Each size must be an integer. Each represents the number of elements in a dimension of the array.

indexbyte1 and indexbyte2 are used to construct an
index into the constant pool of the current class. The
item at that index is resolved. The resulting entry
must be an array class of one or more dimensions.

25 dimensions has the following aspects:

It must be an integer ≥ 1.

It represents the number of dimensions being created. It must be ≤ the number of dimensions of the array class.

It represents the number of elements that are popped off the stack. All must be integers greater than or equal to zero. These are used as the sizes of the dimension. For example, to create

new int[6][3][] the following code is used:

-107-

WO 97/27537

bipush 6 bipush 3

multianewarray <Class "[[{I"> 2

If any of the **size** arguments on the stack is less than zero, a NegativeArraySizeException is thrown. If there is not enough memory to allocate the array, an OutOfMemoryError is thrown.

The result is a reference to the new array object.

Note: It is more efficient to use newarray or anewarray when creating a single dimension.

See CONSTANT_Class in the "Class File Format" chapter for information on array class names.

arraylength

15 Get length of array

Syntax:

arraylength = 190

Stack: ..., objectref => ..., length

objectref must be a reference to an array object. The length of the array is determined and replaces objectref on the top of the stack.

If the **objectref** is null, a NullPointerException is thrown.

25

20

iaload

Load integer from array Syntax:

iaload = 46

30

Stack: ..., arrayref, index => ..., value
arrayref must be a reference to an array of
integers.index must be an integer. The integer value
at position number index in the array is retrieved and
pushed onto the top of the stack.

If arrayref is null a NullPointerException is thrown. If index is not within the bounds of the array

WO 97/27537 PCT/US97/01307

an ArrayIndexOutOfBoundsException is thrown.

laload

5

10

20

Load long integer from array Syntax:

laoad = 47

Stack: ..., arrayref, index => ..., value-word1, value-word2

arrayref must be a reference to an array of long integers. index must be an integer. The long integer value at position number index in the array is retrieved and pushed onto the top of the stack.

If arrayref is null a NullPointerException is
thrown. If index is not within the bounds of the array
an ArrayIndexOutOfBoundsException is thrown.

faload

Load single float from array Syntax:

faload = 48

Stack: ..., arrayref, index => ..., value
arrayref must be a reference to an array of

single-precision floating point numbers. index must be
an integer. The single-precision floating point number
value at position number index in the array is
retrieved and pushed onto the top of the stack.

If arrayref is null a NullPointerException is
thrown. If index is not within the bounds of the array
an ArrayIndexOutOfBoundsException is thrown.

daload

Load double float from array Syntax:

daload = 49

35

WO 97/27537

Stack: ..., arrayref, index => ..., value-word1, value-word2

and the second second

PCT/US97/01307

arrayref must be a reference to an array of double-precision floating point numbers. index must be an integer. The double-precision floating point number value at position number index in the array is retrieved and pushed onto the top of the stack.

If arrayref is null a NullPointerException is thrown. If index is not within the bounds of the array an ArrayIndexOutOfBoundsException is thrown.

aaload

Load object reference from array Syntax:

15

20

10

aaload = 50

Stack: ..., arrayref, index => ..., value
arrayref must be a reference to an array of
references to objects. index must be an integer. The
object reference at position number index in the array
is retrieved and pushed onto the top of the stack.

If arrayref is null a NullPointerException is thrown. If index is not within the bounds of the array an ArrayIndexOutOfBoundsException is thrown.

25

baload

Load signed byte from array. Syntax:

baload = 51

30

Stack: ..., arrayref, index => ..., value
arrayref must be a reference to an array of signed
bytes. index must be an integer. The signed byte
value at position number index in the array is
retrieved, expanded to an integer, and pushed onto the
top of the stack.

If arrayref is null a NullPointerException is

thrown. If index is not within the brands of the array an ArrayIndexOutOfBoundsException is thrown.

caload

5 Load character from array Syntax:

caload = 52

Stack: ..., arrayref, index => ...,value

10 arrayref must be a reference to an array of characters. index must be an integer. The character value at position number index in the array is retrieved, zero-extended to an integer, and pushed onto the top of the stack.

If arrayref is null a NullPointerException is thrown. If index is not within the brands of the array an ArrayIndexOutOfBoundsException is thrown.

saload

20 Load short from array
Syntax:

saload = 53

Stack: ..., arrayref, index => ..., value

arrayref must be a reference to in array of short integers. index must be an integer. The ;signed short integer value at position number index in the array is retrieved, expanded to an integer, and pushed onto the top of the stack.

If arrayref is null, a NullPointerException is thrown. If index is not within the brands of the array an ArrayIndexOutOfBoundsException is thrown.

iastore

35 Store into integer array Syntax:

iastore = 79

-111-

Stack: ..., arrayref, index, value => ...

arrayref must be a reference to an array of integers, index must be an integer, and value an integer. The integer value is stored at position index in the array.

If arrayref is null, a NullPointerException is thrown. If index is not within the bounds of the array an ArrayIndexOutOfBoundsException is thrown.

10 lastore

5

Store into long integer array Syntax:

lastore = 80

15 Stack: ..., arrayref, index, value-word1,
value-word2 => ...

arrayref must be a reference to an array of long integers, index must be an integer, and value a long integer. The long integer value is stored at position index in the array.

If arrayref is null, a NullPointerException is thrown. If index is not within the bounds of the array, an ArrayIndexOutOfBoundsException is thrown.

25 fastore

20

Store into single float array Syntax:

fastore = 81

Stack: ..., arrayref, index, value => ...

arrayref must be an array of single-precision
floating point numbers, index must be an integer, and
value a single-precision floating point number. The
single float value is stored at position index in the
array.

If arrayref is null, a NullPointerException is thrown. If index is not within the bounds of the array

5

an ArrayIndexOutOfBoundsException is thrown.

dastore

Store into double float array
Syntax:

dastore = 82

Stack: ..., arrayref, index, value-wordl, value-word2=> ...

arrayref must be a reference to an array of double-precision floating point numbers, index must be an integer, and value a double-precision floating point number. The double float value is stored at position index in the array.

15 If arrayref is null, a NullPointerException is thrown. If index is not within the bounds of the array an ArrayIndexOutOfBoundsException is thrown.

aastore

25

30

35

20 Store into object reference array Syntax:

aastore = 83

Stack: ..., arrayref, index, value => ...

arrayref must be a reference to an array of references to objects, index must be an integer, and value a reference to an object. The object reference value is stored at position index in the array.

If arrayref is null, a NullPointerException is thrown. If index is not within the bounds of the array, an ArrayIndexOutOfBoundsException is thrown.

The actual type of value must be conformable with the actual type of the elements of the array. For example, it is legal to store an instance of class Thread in an array of class Object, but not vice versa. An ArrayStoreException is thrown if an attempt is made to store an incompatible object reference.

bastore

Store into signed byte array

Syntax:

bastore = 84

5

10

Stack: ..., arrayref, index, value => ...

arrayref must be a reference to an array of signed bytes, index must be an integer, and value an integer. The integer value is stored at position index in the array. If value is too large to be a signed byte, it is truncated.

If arrayref is null, a NullPointerException is thrown. If index is not within the bounds of the array an ArrayIndexOutOfBoundsException is thrown.

15

castore

Store into character array Syntax:

castore = 85

20

25

Stack: ..., arrayref, index, value => ...

must be an array of characters, index must be an integer, and value an integer. The integer value is stored at position index in the array. If value is too large to be a character, it is truncated.

If arrayref is null, a NullPointerException is thrown. If index is not within the bounds of [the array an ArrayIndexOutOfBoundsException is thrown.

30 sastore

Store into short array

Syntax:

sastore = 86

35 Stack: ..., array, index, value => ...

arrayref must be an array of shorts, index must be an integer, and value an integer. The integer value is

stored at position $ind \ x$ in the array. If value is too large to be an short, it is truncated.

If arrayref is null, a NullPointerException is thrown. If index is not within the bounds of the array an ArrayIndexOutOfBoundsException is thrown.

3.7 Stack Instructions

nop

Do nothing Syntax:

nop = 0

Stack: no change

Do nothing.

pop

Pop top stack word

Syntax:

20

pop = 87

Stack: ..., any => ...

Pop the top word from the stack.

25 pop2

Pop top two stack words

Syntax:

pop2 = 89

30 Stack: ..., any2, any1 => ...

Pop the top two words from the stack.

dup

Duplicate top stack word

35 Syntax:

dup = 89

Stack: ..., any => ..., any, any
Duplicate the top word on the stack.

dup2

Duplicate top two stack words
Syntax:

dup2 = 92

Stack:..., any2, any1 => ..., any2, any1, any2, any1
Duplicate the top two words on the stack.

dup_x1

10

Duplicate top stack word and put two down

15 Syntax:

dup x1 = 90

Stack: ..., any2, any1 =>..., any1, any2, any1

Duplicate the top word on the stack and insert the

copy two words down in the stack.

dup2_x1

Duplicate top two stack words and put two down Syntax:

25

dup_x1 = 93

Stack: ..., any3, any2, any1 => ..., any2, any1, any3, any2, any1

Duplicate the top two words on the stack and insert the copies two words down in the stack.

dup_x2

Duplicate top stack word and put three down Syntax:

35

dup x2 = 91

Stack: ..., any3, any2, any1 => ..., any1, any3,

WO 97/27537 PCT/US97/01307

any2, any1

Duplicate the top word on the stack are insert the copy three words down in the stack.

5 dup2 x2

Duplicate top two stack words and put three down Syntax:

dup2 x2 = 94

10 Stack: ..., any4, any3, any2, any1 => ..., any2, any1, any4, any3, any2, any1

Duplicate the top two words on the stack and insert the copies three words down in the stack.

15 swap

Swap top two stack words

Syntax:

swap = 95

20

Stack: ..., any2, any1 => ..., any2, any1
Swap the top two elements on the stack.

3.8 Arithmetic Instructions

25

iadd

Integer add
Syntax:

iadd = 96

30

Stack: ..., value1, value2 => ..., result
value1 and value 2 must be integers. The values
are added and are replaced on the stack by their
integer sum.

35

ladd

Long integer add Syntax:

5

ladd = 97

Stack: ..., value1-word1, value1-word2, value2-word1, value2-word2 => ..., result-word1, result-word2

value1 and value 2 must be long integers. The

values are added and are replaced on the stack by their
long integer sum.

fadd

Single floats add

15 Syntax:

fadd = 98

Stack: ..., value1, value2 => ..., result
value1 and value 2 must be single-precision

20 floating point numbers. The values are added and are
replaced on the stack by their single-precision
floating point sum.

dadd

25 Double floats add

Syntax:

dadd = 99

30 Stack: ..., value1-word1, value1-word2,
value2-word1, value2-word2 => ..., result-word1,
result-word2

value1 and value 2 must be double-precision
floating point numbers. The values are added and are
replaced on the stack by their double-precision
floating point sum.

isub

Integer subtract

Syntax:

isub = 100

5

Stack: ..., value1, value2 => ..., result
value1 and value 2 must be integers. value2 is
subtracted from value1, and both values are replaced on
the stack by their integer difference.

10

lsub

Long integer subtract

Syntax:

lsub = 101

15

Stack: ..., value1-word1, value1-word2, value2-word1, value2-word2 => ..., result-word1, result-word2

value1 and value 2 must be long integers. value2
20 is subtracted from value1, and both values are replaced
on the stack by their long integer difference.

fsub

Single float subtract

25 Syntax:

fsub = 102

Stack: ..., value1, value2 => ..., result
value1 and value 2 must be single-precision

floating point numbers. value2 is subtracted from
value1, and both values are replaced on the stack by
their single-precision floating point difference.

daub

Syntax:

dsub = 103

Stack: ..., value1-word1, value1-word2, value2-word1, value2-word2 => ..., result-word1, result-word2

value1 and value 2 must be double-precision
floating point numbers. value2 is subtracted from
value1, and both values are replaced on the stack by
their double-precision floating point difference.

imul

10 Integer multiply

Syntax:

imul = 104

Stack: ..., value1, value2 => ..., result

value1 and value 2 must be integers. Both values

are replaced on the stack by their integer product.

lmul

Long integer multiply

20 Syntax:

imul = 105

Stack: ..., value1-word1, value1-word2, value2-word1, value2-word2 => ..., result-word1,

25 result-word2

value1 and value 2 must be long integers. Both
values are replaced on the stack by their long integer
product.

30 fmul

Single float multiply
Syntax:

fmul = 106

Stack: ..., value1, value2 => ..., result

value1 and value 2 must be single-precision

floating point numbers. Both values are replaced on

the stack by their single-precision floating point product.

dmul

5 Double float multiply Syntax:

dmul = 107

Stack: ..., value1-word1, value1-word2,

value2-word1, value2-word2 => ..., result-word1,
result-word2

value1 and value 2 must be double-precision
floating point numbers. Both values are replaced on
the stack by their double-precision floating point
product.

idiv

Integer divide

Syntax:

20

25

15

idiv = 108

Stack: ..., value1, value2 => ..., result
value1 and value 2 must be integers. value1 is
divided by value2, and both values are replaced on the
stack by their integer quotient.

The result is truncated to the nearest integer that is between it and 0. An attempt to divide by zero results in a "/ by zero" ArithmeticException being thrown.

30

ldiv

Long integer divide

Syntax:

ldiv = 109

35

Stack: ..., value1-word1, value1-word2, value2-word1, value2-word2 => ..., result-word1,

result-word2

value1 and value 2 must be long integers. value1 is divided by value2, and both values are replaced on the stack by their long integer quotient.

The result is truncated to the nearest integer that is between it and 0. An attempt to divide by zero results in a "/ by zero" ArithmeticException being thrown.

10 fdiv

Single float divide

Syntax:

fdiv = 110

Stack: ..., value1, value2 => ..., result

value1 and value 2 must be single-precision

floating point numbers. value1 is divided by value2,

and both values are replaced on the stack by their

single-precision floating point quotient.

Divide by zero results in the quotient being NaN.

ddiv

Double float divide

Syntax:

25

30

ddiv = 111

Stack: ..., value1-word1, value1-word2, value2-word1, value2-word2 => ..., result-word1, result-word2

value1 and value 2 must be double-precision
floating point numbers. value1 is divided by value2,
and both values are replaced on the stack by their
double-precision floating point quotient.

Divide by zero results in the quotient being NaN.

35

irem

Integer remainder

PCT/US97/01307 -

Syntax:

irem = 112

Stack: ..., value1, value2 => ..., result
value1 and value 2 must both be integers. value1
is divided by value2, and both values are replaced on
the stack by their integer remainder.

An attempt to divide by zero results in a "/ by zero" ArithmeticException being thrown.

10

5

lrem

Long integer remainder Syntax:

lrem = 113

15

20

Stack: ..., value1-word1, value1-word2, value2-word1, value2-word2 => ..., result-word1, result-word2

value1 and value 2 must both be long integers.
value1 is divided by value2, and both values are
replaced on the stack by their long integer remainder.

An attempt to divide by zero results in a "/ by zero" ArithmeticException being thrown.

25 frem

Single float remainder Syntax:

frem = 114

30 Stack: ..., value1, value2 => ..., result
value1 and value 2 must both be single-precision
floating point numbers. value1 is divided by value2,
and the quotient is truncated to an integer, and then
multiplied by value2. The product is subtracted from
value1. The result, as a single-precision floating
point number, replaces both values on the stack.
result = value1 - (integral part(value1/value2)

*value2), where integral_part() rounds to the nearest
integer, with a tie going to the even number.
An attempt to divide by zero results in NaN.

5 drem

Double float remainder Syntax:

drem = 115

10 Stack: ..., valuel-word1, valuel-word2,
 value2-word1, value2-word2 => ..., result-word1,
 result-word2

value1 and value 2 must both be double-precision
floating point numbers. value1 is divided by value2,
and the quotient is truncated to an integer, and then
multiplied by value2. The product is subtracted from
value1. The result, as a double-precision floating
point number, replaces both values on the stack.
result = value1 - (integral_part(value1/value2) *
value2), where integral part() rounds to the pearest

value2), where integral_part() rounds to the nearest integer, with a tie going to the even number.

An attempt to divide by zero results in NaN.

ineg

25 Integer negate

Syntax:

ineg = 116

Stack: ..., value => ..., result

value must be an integer. It is replaced on the stack by its arithmetic negation.

lneg

Long integer negate

35 Syntax:

lneg = 117

Stack: ..., value-word1, value-word2 => ..., result-word1, result-word2

value must be a long integer. It is replaced on the stack by its arithmetic negation.

5

fneg

Single float negate

Syntax:

fneg = 118

10

Stack: ..., value=> ..., result

value must be a single-precision floating point
number. It is replaced on the stack by its arithmetic
negation.

15

dneg

Double float negate

Syntax:

dneg = 119

20

25

Stack: ..., value-word1, value-word2 => ..., result-word1, result-word2

value must be a double-precision floating point
number. It is replaced on the stack by its arithmetic
negation.

3.9 Logical Instructions

ishl

30 Integer shift left

Syntax:

ish1 = 120

Stack: ..., value1, value2 => ..., result

value1 and value 2 must be integers. value1 is shifted left by the amount indicated by the low five bits of value2. The integer result replaces both

values on the stack.

ishr

Integer arithmetic shift right

5 Syntax:

ishr = 122

Stack: ..., value1, value2 => ..., result
value1 and value 2 must be integers. value1 is

shifted right arithmetically (with sign extension) by
the amount indicated by the low five bits of value2.

The integer result replaces both values on the stack.

iushr

15 Integer logical shift right Syntax:

iushr = 124

Stack: ..., value1, value2 => ..., result

value1 and value 2 must be integers. value1 is
shifted right logically (with no sign extension) by the
amount indicated by the low five bits of value2. The
integer result replaces both values on the stack.

25 lshl

Long integer shift left Syntax:

lsh1 = 121

Stack: ..., value1-word1, value1-word2, value2 => ..., result-word1, result-word2

value1 must be a long integer and value 2 must be
an integer. value1 is shifted left by the amount
indicated by the low six bits of value2. The long
integer result replaces both values on the stack.

35

1shr

Long integer arithmetic shift right Syntax:

lshr = 123

5

10

Stack: ..., value1-word1, value1-word2, value2 => ..., result-word1, result-word2

value1 must be a long integer and value 2 must be
an integer. value1 is shifted right arithmetically
(with sign extension) by the amount indicated by the
low six bits of value2. The long integer result
replaces both values on the stack.

lushr

Long integer logical shift right
Syntax:

lushr = 125

Stack: ..., value1-word1, value1-word2,

value2-word1, value2-word2 => ..., result-word1,
result-word2

value1 must be a long integer and value 2 must be an integer. value1 is shifted right logically (with no sign extension) by the amount indicated by the low six bits of value2. The long integer result replaces both values on the stack.

iand

25

Integer boolean AND

30 Syntax:

iand = 126

Stack: ..., value1, value2 => ..., result
value1 and value 2 must both be integers. They are
replaced on the stack by their bitwise logical and
(conjunction).

WO 97/27537 PCT/US97/01307

land

Long integer boolean AND

Syntax:

land = 127

5

ţ

Stack: ..., value1-word1, value1-word2, value2-word1, value2-word2 => ..., result-word1, result-word2

value1 and value 2 must both be long integers.
10 They are replaced on the stack by their bitwise logical

and (conjunction).

ior

Integer boolean OR

15 Syntax:

ior = 128

Stack: ..., value1, value2 => ..., result
value1 and value 2 must both be integers. They

are replaced on the stack by their bitwise logical or (disjunction).

lor

Long integer boolean OR

25 Syntax:

lor = 129

Stack: ..., value1-word1, value1-word2, value2-word1, value2-word2 => ..., result-word1,

30 result-word2

value1 and value 2 must both be long integers.
They are replaced on the stack by their bitwise logical
or (disjunction).

35 ixor

Integer boolean XOR
Syntax:

ixor = 130

Stack: ..., value1, value2 => ..., result

value1 and value 2 must both be integers. They

are replaced on the stack by their bitwise exclusive or

(exclusive disjunction).

lxor

Long integer boolean XOR

10 Syntax:

lxor = 131

Stack: ..., value1-word1, value1-word2, value2-word1, value2-word2 => ..., result-word1,

15 result-word2

value1 and value 2 must both be long integers.
They are replaced on the stack by their bitwise
exclusive or (exclusive disjunction).

20 3.10 Conversion Operations

i21

Integer to long integer conversion
Syntax:

25

i21 = 133

Stack: ..., value => ..., result-word1, result-word2

value must be an integer. It is converted to a long integer. The result replaces value on the stack.

12f

Integer to single float

Syntax:

35

i2f = 134

Stack: ..., value => ..., result

value must be an integer. It is converted to a single-precision floating point number. The result replaces value on the stack.

5 12d

Integer to double float

Syntax:

i2d = 135

10 Stack: ..., value => ..., result-word1,
 result-word2

value must be an integer. It is converted to a
double-precision floating point number. The result
replaces value on the stack.

15

Long integer to integer

Syntax:

12i = 136

20

25

Stack: ..., value-word1, value-word2 => ..., result

value must be a long integer. It is converted to
an integer by taking the low-order 32 bits. The result
replaces value on the stack.

12f

12i

Long integer to single float

Syntax:

30

12f = 137

Stack: ..., value-word1, value-word2 => ...,
result

value must be a long integer. It is converted to 35 a single-precision floating point number. The result replaces value on the stack. 12d

Long integer to double float Syntax:

12d = 138

5

Stack: ..., value-word1, value-word2 => ..., result-word1, result-word2

value must be a long integer. It is converted to
a double-precision floating point number. The result
replaces value on the stack.

f2i

Single float to integer Syntax:

15

f2i = 139

Stack: ..., value => ..., result

value must be a single-precision floating point
number. It is converted to an integer. The result
20 replaces value on the stack.

f21

Single float to long integer Syntax:

25

f21 = 140

Stack: ..., value => ..., result-word1, result-word2

value must be a single-precision floating point
number. It is converted to a long integer. The result
replaces value on the stack.

f2d

Single float to double float

35 Syntax:

f2d = 141

Stack: ..., value => ..., result-word1,
result-word2

value must be a single-precision floating point number. It is converted to a double-precision floating point number. The result replaces value on the stack.

d2i

Double float to integer

Syntax:

10

5

2di = 142

Stack: ..., value-word1, value-word2 => ..., result

value must be a double-precision floating point
15 number. It is converted to an integer. The result
replaces value on the stack.

d21

Double float to long integer

20 Syntax:

d21 = 143

Stack: ..., value-word1, value-word2 => ..., result-word1, result-word2

value must be a double-precision floating point number. It is converted to a long integer. The result replaces value on the stack.

d2f

Double float to single float
Syntax:

2df = 144

Stack: ..., value-word1, value-word2 => ...,

35 result

value must be a double-precision floating point
number. It is converted to a single-precision floating

point number. If overflow occurs, the result must be infinity with the same sign as value. The result replaces value on the stack.

5 int2byte

Integer to signed byte

Syntax:

int2byte = 157

10 Stack: ..., value => ..., result

value must be an integer. It is truncated to a signed 8-bit result, then sign extended to an integer. The result replaces value on the stack.

15 int2char

Integer to char

Syntax:

int2char = 146

20 Stack: ..., value => ..., result

value must be an integer. It is truncated to an
unsigned 16-bit result, then zero extended to an
integer. The result replaces value on the stack.

25 int2short

Integer to short

Syntax:

int2short = 147

30

Stack: ..., value => ..., result

value must be an integer. It is truncated to a signed 16-bit result, then sign extended to an integer. The result replaces value on the stack.

35

3.11 Control Transfer Instructions

ifeq

Branch if equal to 0

5 Syntax:

ifeq = 153
branchbyte1
branchbyte2

10 Stack: ..., value => ...

value must be an integer. It is popped from the
stack. If value is zero, branchbytel and branchbyte2
are used to construct a signed 16-bit offset.

Execution proceeds at that offset from the mires of this instruction. Otherwise execution process at the instruction following the ifeq.

ifnull

Branch if null

20 Syntax:

ifnull = 198
branchbyte1
branchbyte2

25 Stack: ..., value => ...

value must be a reference to an object. It is popped from the stack. If value is null, branchbyte1 and branchbyte2 are used to construct a signed 16-bit offset. Execution proceeds at that offset from the address of this instruction. Otherwise exertion proceeds at the instruction following the intull.

iflt

30

Branch if less than 0

35 Syntax:

iflt = 155

branchbyte1 branchbyte2

Stack: ..., value => ...

value must be an integer. It is popped from the stack. If value is less than zero, branchbyte1 and branchbyte2 are used to construct a signed 16-bit offset. Execution proceeds at that offset from the address of this instruction. Otherwise execution proceeds at the instruction following the iflt.

ifle

Branch if less than or equal to 0 Syntax:

15

5

10

ifle=158
branchbyte1
branchbyte2


Stack: ..., value => ...

value must be an integer. It is popped from the stack. If value is less than or equal to zero, branchbytel and branchbyte2 are used to construct a signed 16-bit offset. Execution proceeds at that offset from the address of this instruction. Otherwise execution proceeds at the instruction following the ifle.

ifne

Branch if not equal to 0

30 Syntax:



Stack: ..., value => ...

value must be an integer. It is popped from the

stack. If value is not equal to zero, branchbytel and branchbyte2 are used to construct a signed 16-bit offset. Execution proceeds at that offset from the address of this instruction. Otherwise execution proceeds at the instruction following the ifne.

ifnonnull

Branch if not null

10 Syntax:

5

ifnonnull=199 branchbyte1 branchbyte2

15 Stack: ..., value => ...

value must be a reference to an object. It is
popped from the stack. If value is notnull,
branchbyte1 and branchbyte2 are used to construct a
signed 16-bit offset. Execution proceeds at that
offset from the address of this instruction. Otherwise
execution proceeds at the instruction following the
ifnonnull.

ifgt

25 Branch if greater than 0 Syntax:

ifft=157
branchbyte1
branchbyte2

30

Stack: ..., value => ...

value must be an integer. It is popped from the stack. If value is greater than zero, branchbytel and branchbyte2 are used to construct a signed 16-bit offset. Execution proceeds at that offset from the address of this instruction. Otherwise execution proceeds at the instruction following the ifgt.

WO 97/27537 PCT/US97/01307

ifge

5

: •

Branch if greater than or equal to 0 Syntax:

ifge=156
branchbyte1
branchbyte2

Stack: ..., value => ...

value must be an integer. It is popped from the

stack. If value is greater than or equal to zero,
branchbyte1 and branchbyte2 are used to construct a
 signed 16-bit offset. Execution proceeds at that
 offset from the address of this instruction. Otherwise
 execution proceeds at the instruction following

instruction ifge.

if icmpeq

Branch if integers equal Syntax:

20

if_icmpeq=159
branchbyte1
branchbyte2

Stack: ..., value1, value2 => ...

valuel and value2 must be integers. They are both popped from the stack. If valuel is equal to value2, branchbyte1 and branchbyte2 are used to construct a signed 16-bit offset. Execution proceeds at that offset from the address of this instruction. Otherwise execution proceeds at the instruction following instruction if_icmpeq.

if icmpne

Branch if integers not equal

35 Syntax:

if icmpne=160

branchbytel branchbyte2

Stack: ..., value1, value2 => ...

value1 and value2 must be integers. They are both popped from the stack. If value1 is not equal to value2, branchbyte1 and branchbyte2 are used to construct a signed 16-bit offset. Execution proceeds at that offset from the address of this instruction.
Otherwise execution proceeds at the instruction following instruction if icmpne.

if_icmplt

Branch if integer less than

15 Syntax:

if_icmplt=161
branchbyte1
branchbyte2

20 Stack: ..., value1, value2 => ...

value1 and value2 must be integers. They are both
popped from the stack. If value1 is less than value2,
branchbyte1 and branchbyte2 are used to construct a
signed 16-bit offset. Execution proceeds at that
offset from the address of this instruction. Otherwise
execution proceeds at the instruction following
instruction if_icmplt.

if icmpgt

30 Branch if integer greater than Syntax:

if_icmpgt=163
branchbyte1
branchbyte2

35

25

Stack: ..., value1, value2 => ...
value1 and value2 must be integers. They are both

WO 97/27537 PCT/US97/01307

popped from the stack. If valuel is greater than value2, branchbyte1 and branchbyte2 are used to construct a signed 16-bit offset. Execution proceeds at that offset from the address of this instruction. Otherwise execution proceeds at the instruction following instruction if icmpgt.

if icmple

Branch if integer less than or equal to

10 Syntax:

if_icmple=164

branchbyte1

branchbyte2

15 Stack: ..., value1, value2 => ...

value1 and value2 must be integers. They are both
popped from the stack. If value1 is less than or equal
to value2, branchbyte1 and branchbyte2 are used to
construct a signed 16-bit offset. Execution proceeds
at that offset from the address of this instruction.
Otherwise execution proceeds at the instruction
following instruction if_icmple.

if icmpge

25 Branch if integer greater than or equal to Syntax:

if_icmpge=162
branchbyte1
branchbyte2

30

35

20

Stack: ..., value1, value2 => ...

value1 and value2 must be integers. They are both
popped from the stack. If value1 is greater than or
equal to value2, branchbyte1 and branchbyte2 are used
to construct a signed 16-bit offset. Execution
proceeds at that offset from the address of this

instruction. Otherwise execution proceeds at the instruction following instruction if icmpge.

lcmp

Long integer compare

5 Syntax:

lcmp=148

Stack: ..., valuel-wordl,

value1-word2, value2-word1, value2-word1 => ..., result

value1 and value2 must be long integers. They are
both popped from the stack and compared. If value1 is
greater than value2, the integer value1 is pushed onto
the stack. If value1 is equal to value2, the value 0
is pushed onto the stack. If value1 is less than

value2, the value -1 is pushed onto the stack.

fcmpl

Single float compare (1 on NaN)

Syntax:

20

25

30

fcmpl=149

Stack: ..., value1, value2=> ...,result
value1 and value2 must be single-precision
floating point numbers. They are both popped from the
stack and compared. If value1 is greater than value2,
the integer value 1 is pushed onto the stack. If
value1 is equal to value2, the value 0 is pushed onto
the stack. If value1 is less than value2, the value -1
is pushed onto the stack.

If either value1 or value2 is NaN, the value -1 is pushed onto the stack.

fcmpg

Single float compare (1 on NaN)

35 Syntax:

fcmpg=150

WO 97/27537 PCT/US97/01307

Stack: ...,value1, value2=> ..., result
value1 and value2 must be single-precision
floating point numbers. They are both popped from the
stack and compared. If value1 is greater than value2,
the integer value 1 is pushed onto the stack. If
value1 is equal to value2, the value 0 is pushed onto
the stack. If value1 is less than value2, the value -1
is pushed onto the stack.

If either value1 or value2 is NaN, the value 1 is 10 pushed onto the stack.

dcmpl

Double float compare (-1 on NaN)
Syntax:

15

dcmpl-151

Stack: ..., value1-word1, value1-word2, value2-word1, value2-word1=> ..., result

value1 and value2 must be double-precision

floating point numbers. They are both popped from the stack and compared. If value1 is greater than value2, the integer value 1 is pushed onto the stack. If value1 is equal to value2, the value 0 is pushed onto the stack. If value1 is less than value2, the value 1 is pushed onto the stack.

If either value1 or value2 is NaN, the value 1 is pushed onto the stack.

dcmpg

30 Double float compare (1 on NaN)

Syntax:

dcmpg=152

Stack: ..., value1-word1, value1-word2,

35 value2-word1, value2-word1 => ..., result

value1 and value2 must be double-precision
floating point numbers. They are both popped from the

stack and compared. If value1 is greater than value2, the integer value 1 is pushed onto the stack. If value1 is equal to value2, the value 0 is pushed onto the stack. If value1 is less than value2, the value -1 is pushed onto the stack.

If either value1 or value2 is NaN, the value 1 is pushed onto the stack.

if_acmpeq

Branch if object references are equal Syntax:

if_acmpeq=165
branchbyte1
branchbyte2

15

20

Stack: ..., value1, value2 => ...

value1 and value2 must be references to objects. They are both popped from the stack. If the objects referenced are not the same, branchbyte1 and branchbyte2 are used to construct a signed 16-bit offset.

Execution proceeds at that offset from the Address of this instruction. Otherwise execution proceeds at the instruction following the if_acmpeq.

25

if_acmpne

Branch if object references not equal Syntax:

30

if_acmpne=166
branchbyte1
branchbyte2

Stack: ..., value1, value2 => ...

value1 and value2 must be references to objects.
35 They are both popped from the stack. If the objects referenced are not the same, branchbyte1 and branchbyte2 are used to construct a signed 16-bit

offset.

Execution proceeds at that offset from the address of this instruction. Otherwise execution proceeds at the instruction following instruction if acmpne.

5

goto

Branch always

Syntax:

goto=167
branchbyte1
branchbyte2

10

Stack: no change

branchbyte1 and branchbyte2 are used to construct

a signed 16-bit offset. Execution proceeds at that
offset from the address of this instruction.

goto_w

Branch always (wide index)

20 Syntax:

goto_w=200
branchbyte1
branchbyte2
branchbyte3
branchbyte4

25

Stack: no change

branchbyte1, branchbyte2, branchbyte3, and
branchbyte4 are used to construct a signed 32-bit
offset.

30 offset.

Execution proceeds at that offset from the address of this instruction.

jar

35 Jump subroutine

Syntax:

jsr=168

branchbyte1 branchbyte2

Stack: ...=> ..., return-address

branchbytel and branchbyte2 are used to construct a signed 16-bit offset. The address of the instruction immediately following the jsr is pushed onto the stack. Execution proceeds at the offset from the address of this instruction.

PCT/US97/01307

10

15

5

jsr w

Jump subroutine (wide index)

Syntax:

jsr_w=201 branchbyte1 branchbyte2 branchbyte3 branchbyte4

20 Stack:

...=> ..., return-address


branchbyte1, branchbyte2, branchbyte3, and branchbyte4 are used to construct a signed 32-bit offset. The address of the instruction immediately following the jsr_w is pushed onto the stack.

25 Execution proceeds at the offset from the address of this instruction.

ret

Return from subroutine

30 Syntax:



Stack: no change

35 Local variable vindex in the current JAVA frame must contain a return address. The contents of the local variable are written into the pc.

Note that jsr pushes the address onto the stack, and ret gets it out of a local variable. This asymmetry is intentional.

5 ret_w

Return from subroutine (wide index)

Syntax:

ret_w=209
vindexbyte1
vindexbyte2

10

Stack: no change

vindexbytel and vindexbyte2 are assembled into an
unsigned 16-bit index to a local variable in the

current JAVA frame. That local variable must contain a
return address. The contents of the local variable
are written into the pc. See the ret instruction for
more information.

20 3.12 Function Return

ireturn

Return integer from function

Syntax:

25

30

ireturn=172

Stack: ..., value => [empty]

value must be an integer. The value value is pushed onto the stack of the previous execution environment. Any other values on the operand stack are discarded. The interpreter then returns control to its caller.

lreturn

Return long integer from function Syntax:

lreturn=173

Stack: ..., value-word1, value-word2 => [empty]
 value must be a long integer. The value value is
pushed onto the stack of the previous execution
environment. Any other values on the operand stack are
discarded. The interpreter then returns control to its
caller.

freturn

Return single float from function

10 Syntax:

freturn=174

Stack: ..., value=> [empty]

value must be a single-precision floating point

number. The value value is pushed onto the stack of
the previous execution environment. Any other values
on the operand stack are discarded. The interpreter
then returns control to its caller.

20 dreturn

Return double float from function Syntax:

dreturn=175

Stack: ..., value-word1, value-word2 => [empty]

value must be a double-precision floating point
number. The value value is pushed onto the stack of
the previous execution environment. Any other values
on the operand stack are discarded. The interpreter
then returns control to its caller.

areturn

Return object reference from function

Syntax:

areturn=176

Stack: ..., value => [empty]

value must be a reference to an object. The value
value is pushed onto the stack of the previous
execution environment. Any other values on the operand
stack are discarded. The interpreter then returns
control to its caller.

return

Return (void) from procedure

Syntax:

10

return=177

Stack: ...=> [empty]

All values on the operand stack are discarded. The interpreter then returns control to its caller.

15

breakpoint

Stop and pass control to breakpoint handler Syntax:

breakpoint=202

20

Stack: no change

3.13 Table Jumping

25 tableswitch

Access jump table by index and jump

Syntax:

tableswitch=170
...0-3 byte pad...
default-offset1
default-offset2
default-offset3
default-offset4
low1
low2
low3

35

low4
high1
high2
high3
high4
jump offsets

5

10

15

20

Stack: ..., index=> ...

tableswitch is a variable length instruction.

Immediately after the tableswitch opcode, between zero and three 0's are inserted as padding so that the next byte begins at an address that is a multiple of four. After the padding follow a series of signed 4-byte quantities: default-offset, low, high, and then high-low+1 further signed 4-byte offsets. The high-low+1 signed 4-byte offsets are treated as a 0-based jump table.

The index must be an integer. If index is less than low or index is greater than high, then default-offset is added to the address of this instruction. Otherwise, low is subtracted from index, and the index-low'th element of the jump table is extracted, and added to the address of this instruction.

25

lookupswitch

Access jump table by key match and jump Syntax:

30

lookupswitch=171
0-3 byte pad
default-offset1
default-offset2
default-offset3
default-offset4
npairsl

npairs2
npairs3
npairs4
match-offset pairs

5

10

15

20

Stack: ..., key=> ...

lookupswitch is a variable length instruction. Immediately after the lookupswitch opcode, between zero and three 0's are inserted as padding so that the next byte begins at an address that is a multiple of four.

Immediately after the padding are a series of pairs of signed 4-byte quantities. The first pair is special. The first item of that pair is the default offset, and the second item of that pair gives the number of pairs that follow. Each subsequent pair consists of a match and an offset.

The key must be an integer. The integer key on the stack is compared against each of the matches. If it is equal to one of them, the offset is added to the address of this instruction. If the key does not match any of the matches, the default offset is added to the address of this instruction.

3.14 Manipulating Object Fields

25

putfield

Set field in object Syntax:

30

putfield=181
indexbyte1
indexbyte2

Stack: ..., objectref, value=> ...

35 OR

Stack: ..., objectref, value-word1, value-word2=> ...
indexbyte1 and indexbyte2 are used to construct an

index into the constant pool of the current class. The constant pool item will be a field reference to a class name and a field name. The item is resolved to a field block pointer which has both the field width (in bytes) and the field offset (in bytes).

The field at that offset from the start of the object referenced by objectref will be set to the value on the top of the stack.

This instruction deals with both 32-bit and 64-bit wide fields.

If **object** ref is null, aNullPointerException is generated.

If the specified field is a static field, anIncompatibleClassChangeError is thrown.

15

getfielá

Fetc field from object

Syntax:

getfield=180 indexbytel indexbyte2

בם

15

3:

35

Stack: ..., objectref=> ..., value

ΛR

Stack: ..., objectref=> ..., value-word1, value-word2

indexbyte1 and indexbyte2 are used to construct an index into the constant pool of the current class. The constant pool item will be a field reference to a class name and a field name. The item is resolved to a field block pointer which has both the field width (in bytes) and the field offset (in bytes).

objectref must be a reference to an object. The value at offset into the object referenced by objectref replaces objectref on the top of the stack.

This instruction deals with both 32-bit and 64-bit wide fields.

If objectref is null, a NullPointerException is generated.

If the specified field is a static field, an IncompatibleClassChangeError is thrown.


5

putstatic

Set static field in class Syntax:

10

20



Stack: ..., value=> ...

15 OR

Stack: ..., value-word1, value-word2=> ...

indexbyte1 and indexbyte2 are used to construct an
index into the constant pool of the current class. The
constant pool item will be a field reference to a
static field of a class. That field will be set to
have the value on the top of the stack.

This instruction works for both 32-bit and 64-bit wide fields.

If the specified field is a dynamic field, an IncompatibleClassChangeError is thrown.

getstatic

Get static field from class
Syntax:

30

getstatic=178
indexbyte1
indexbyte2

Stack: ..., => ..., value

35 OR

Stack: ..., => ..., value-word1, value-word2

WO 97/27537 PCT/US97/01307 —

indexbytel and indexbyte2 are used to construct an
index into the constant pool of the current class. The
constant pool item will be a field reference to a
static field of a class.

This instruction deals with both 32-bit and 64-bit wide fields.

If the specified field is a dynamic field, an IncompatibleClassChangeError is generated.

10 3.15 Method Invocation

There are four instructions that implement method invocation.

15	invokevirtual	Invoke an instance method of an object, dispatching based on the runtime (virtual) type of the object. This is the normal method
20	invokenonvirtual	dispatch in JAVA. Invoke an instance method of an object, dispatching based on the compile-time (non-virtual) type of the object. This is used, for example, when the keywordsuper or
25	invokestatic	the name of a superclass is used as a method qualifier. Invoke a class (static) method in a named class.
30	invokeinterface	Invoke a method which is implemented by an interface, searching the methods implemented by the particular run-time object to find the appropriate method.

invokevirtual

Invoke instance method, dispatch based on run-time type

Syntax:

invokevirtual=182

indexbyte1
indexbyte2

Stack: ..., objectref, [arg1, [arg2 ...]], ...=>

5 ...

10

15

20

25

30

The operand stack must contain a reference to an object and some number of arguments.indexbyte1 and indexbyte2 are used to construct an index into the constant pool of the current class. The item at that index in the constant pool contains the complete method signature. A pointer to the object's method table is retrieved from the object reference. The method signature is looked up in the method table. The method signature is guaranteed to exactly match one of the method signatures in the table.

The result of the lookup is an index into the method table of the named class, which is used with the object's dynamic type to look in the method table of that type, where a pointer to the method block for the matched method is found. The method block indicates the type of method (native, synchronized, and so on) and the number of arguments expected on the operand stack.

If the method is marked synchronized the monitor associated with objectref is entered.

The objectref and arguments are popped off this method's stack and become the initial values of the local variables of the new method. Execution continues with the first instruction of the new method.

If the object reference on the operand stack is null, a NullPointerException is thrown. If during the method invocation a stack overflow is detected, a StackOverflowError is thrown.

35 invokenonvirtual

Invoke instance method, dispatching based on

compile-time type

Syntax:

invokenonvirtual = 183

indexbytel

indexbyte2

5

10

15

20

25

30

Stack: ..., objectref, [argl, [arg2 ...]], ... =>

The operand stack must contain a reference to an object and some number of arguments.indexbrtel and indexbyte2 are used to construct an index into the constant pool of the current class. The item at that index in the constant pool contains a complete method signature and class. The method signature is looked up in the method table of the class indicated. The method signature is guaranteed to exactly match one of the method signatures in the table.

The result of the lookup is a method clock. The method block indicates the type of method cative, synchronized, and so on) and the number of arguments (nargs) expected on the operand stack.

If the method is marked synchronized the monitor associated with objectref is entered.

The objectref and arguments are popped off this method's stack and become the initial values of the local variables of the new method. Execution continues with the first instruction of the new method.

If the object reference on the operani stack is null, a NullPointerException is thrown. If during the method invocation a stack overflow is deterted, a StackOverflowError is thrown.

invokestatic

Invoke a class (static) method

35 Syntax:

invokestatis = 184

5

10

15

20

indexbyte1
indexbyte2

Stack: ..., [arg1, [arg2 ...]], ... => ...

The operand stack must contain some number of arguments.indexbyte1 and indexbyte2 are used to construct an index into the constant pool of the current class. The item at that index in the constant pool contains the complete method signature and class. The method signature is looked up in the method table of the class indicated. The method signature is guaranteed to exactly match one of the method signatures in the class's method table.

The result of the lookup is a method block. The method block indicates the type of method (native, synchronized, and so on) and the number of arguments (nargs) expected on the operand stack.

If the method is marked synchronized the monitor associated with the class is entered.

The arguments are popped off this method's stack and become the initial values of the local variables of the new method. Execution continues with the first instruction of the new method.

If during the method invocation a stack overflow is detected, a StackOverflowError is thrown.

invokeinterface

Invoke interface method

Syntax:

30

invokein	terface = 185
inc	dexbyte1
inc	dexbyte2
	nargs
re	eserved

35

Stack: ..., objectref, [arg1, [arg2 ...]], ... => ...

PCT/US97/01307 The operand stack must contain a reference to an independent and independent a object and narge 1 arguments. indexbyte1 and the the index indexbyte2 are used to construct an indexbyte3 ar constant pool of the current class. The complete method the constant pool contains the complete method table index in the constant to the object's method table index in the abilities a nointer to the object's method table index in the constant to the object's method table index in the constant pool of the constant pool of the current class. The item at that index in the constant pool contains the complete method table is the constant pool contains the complete method table is to the object's method table is to the object reference.

signature.

signature from the object reference. object and nargs-1 arguments. inaexpyree are used the current class. WO 97177537 signature is guaranteed to exactly match one of the signature is guaranteed in the rable signature is guaranteed in the rable recrieved from the object reference. The method table.

Signature is looked up in the method to avorate march on a signature is minronted to avorate. signature. A pointer to the object reference. od signatures in the lookup is a method block.

The result of the harmon of management in the transfer of the transfer The result of the lookup is a method block. The result of the the type of method invokevirtual and block indicates and and hur unlike invokevirtual method block and and an only hur unlike invokevirtual method block. method block indicates the type of method (native) and so on) but unlike invokevittual and so on) but unlike araiments araiments of available araiments synchronized, and the number of available araiments invokenonvirtual. nethod signatures in the table, synchronized, and so on but unlike invokevirtual and so on but unlike invokevirtual and so on but unlike arguments of available arguments the number of available arguments invokenonvirtual, from the hurerode invokenonvirtual, from the hurerode invokenonvirtual, from the hurerode If the method is markedeynchronized the monitor Invoxenouvirtual, the hytecode. clated with objectree arguments are popped of the the The objectree and arguments initial values of the and herome the initial values of the objectree and herome the obj The objective and arguments are popped off this initial values of the initial values of the initial reconstrict continuation of the initial values o method's stack and become the initial values of the initial values of the continues

method's stack and become the new method.

method's stack and the new method.

instruction of the new method.

with the first instruction of the new method. associated with objects is entered. 10 the first instruction of the new method.

the first instruction of the operand stack is null, a the method of the operand of t Nith the the and part of the mercand of the first instruction of the analysis of the mercand of If the objectref on the operand stack is null, a during the method if thrown. If during the method is detected, a null pointerException a stack overflow is detected, a invocation a stack overflow is detected. 25 NULL HOLM ETEXCEPTION 15 thrown detected, a invocation a stack overflow is detected, a invocation a stack overflow in the contract of the cont StackoverflowError is thrown. 3.16 Exception Handling Throw exception or error Stack: objectref a reference to an object which which the a reference to the thrown objects objectref must be a reference to the thrown objectref of the thrown objectref objects which is thrown objects of the control of the control objects which is thrown objects which is thrown objects which is thrown objects which is thrown objects which is the control objects which is the co 25 objectref must be a reference to an object whi The which is thrown. man which is for the mast be a subclass of Throwable, searched for the mast is subclass of Throwable, searched for the mast current JAVA stack frame is searched for the mast current with the mast subclass of the ma is a subclass of Throwable; which is thrown. The most subclass of Throwable; searched for the most current JAVA stack frame is searched for the most subclass of Throwable; searched for the most subclass of t athrow 30

ENSOOCID: 4NO __9727537 182_1,2

recent catch clause that catches this class or a superclass of this class. If a matching catch list entry is found, the pc is reset to the address indicated by the catch-list entry, and execution continues there.

If no appropriate catch clause is found in the current stack frame, that frame is popped and the object is rethrown. If one is found, it contains the location of the code for this exception. The pc is reset to that location and execution continues. If no appropriate catch is found in the current stack frame, that frame is popped and the objectref is rethrown.

If objectref is null, then a NullPointerException is thrown instead.

15

30

35

10


5

3.17 Miscellaneous Object Operations

new

Create new object

20 Syntax:



25 Stack: ... => ..., objectref

indexbyte1 and indexbyte2 are used to construct an
index into the constant pool of the current class. The
item at that index must be a class name that can be
resolved to a class pointer, class. A new instance of
that class is then created and a reference to the
object is pushed on the stack.

checkcast

Make sure object is of given type Syntax:

checkcast = 192
indexbyte1
indexbyte2

5

10

15

20

25

35

Stack: ..., objectref => ..., objectref.

indexbyte1 and indexbyte2 are used to construct an index into the constant pool of the current class. The string at that index of the constant pool is presumed to be a class name which can be resolved to a class pointer, class. objectref must be a reference to an object.

checkcast determines whether objectref can be cast to be a reference to an object of class class. A null objectref can be cast to any class. Otherwise the referenced object must be an instance of class or one of its superclasses. If objectref can be cast to class execution proceeds at the next instruction, and the objectref remains on the stack.

If objectref cannot be cast to class, a ClassCastException is thrown.

instanceof

Determine if an object is of given type Syntax:

instanceof = 193
indexbyte1
indexbyte2

30 Stack: ..., objectref => ..., result

indexbyte1 and indexbyte2 are used to construct an index into the constant pool of the current class. The string at that index of the constant pool is presumed to be a class name which can be resolved to a class pointer, class. objectref must be a reference to an object.

instanceof determines whether objectref can be

cast to be a reference to an object of the class class. This instruction will overwrite objectref with 1 if objectref is an instance of class or one of its superclasses. Otherwise, objectref is overwritten by 0. If objectref is null, it's overwritten by 0.

3.18 Monitors

monitorenter

10 Enter monitored region of code Syntax:

monitorenter = 194

Stack: ..., objectref => ...

objectref must be a reference to an object.

The interpreter attempts to obtain exclusive access via a lock mechanism to objectref. If another thread already has objectref locked, than the current thread waits until the object is unlocked. If the current thread already has the object locked, then continue execution. If the object is not locked, then obtain an exclusive lock.

If **objectref** is null, then a NullPointerException is thrown instead.

25

15

20

monitorexit

Exit monitored region of code
Syntax:

monitorexit = 195

30

35

Stack: ..., objectref => ...

objectref must be a reference to an object. The lock on the object released. If this is the last lock that this thread has on that object (one thread is allowed to have multiple locks on a single object), then other threads that are waiting for the object to be available are allowed to proceed.

If objectref is null, then a NullPointerException is thrown instead.

Appendix A: An Optimization

The following set of pseudo-instructions suffixed by _quick are variants of JAVA virtual machine instructions. They are used to improve the speed of interpreting bytecodes. They are not part of the virtual machine specification or instruction set, and are invisible outside of an JAVA virtual machine implementation. However, inside a virtual machine implementation they have proven to be an effective optimization.

A compiler from JAVA source code to the JAVA virtual machine instruction set emits only non-_quick instructions. If the _quick pseudo-instructions are used, each instance of a non-_quick instruction with a _quick variant is overwritten on execution by its_quick variant. Subsequent execution of that instruction instance will be of the quick variant.

In all cases, if an instruction has an alternative version with the suffix_quick, the instruction references the constant pool. If the_quick optimization is used, each non-_quick instruction with a_quick variant performs the following:

Resolves the specified item in the constant pool;

Signals an error if the item in the constant pool could not be resolved for some reason;

Turns itself into the _quick version of the instruction. The instructions putstatic, getstatic, putfield, and getfield each have two _quick versions; and

Performs its intended operation.

This is identical to the action of the instruction without the _quick optimization, except for the additional step in which the instruction overwrites itself with its _quick variant.

The quick variant of an instruction assumes that

10

15

20

25

30

WO 97/27537 PCT/US97/01307 —

the item in the constant pool has already been resolved, and that this resolution did not generate any errors. It simply performs the intended operation on the resolved item.

Note: some of the invoke methods only support a single-byte offset into the method table of the object; for objects with 256 or more methods some invocations cannot be "quicked" with only these bytecodes.

This Appendix doesn't give the opcode values of the pseudo-instructions, since they are invisible and subject to change.

A.1 Constant Pool Resolution

When the class is read in, an array constant_pool
[] of size n constants is created and assigned to a
field in the class.constant_pool [0] is set to point to
a dynamically allocated array which indicates which
fields in the constant_pool have already been
resolved.constant_pool [1] through constant_pool
[nconstants - 1] are set to point at the "type" field
that corresponds to this constant item.

When an instruction is executed that references the constant pool, an index is generated, and constant_pool[0] is checked to see if the index has already been resolved. If so, the value of constant_pool [index] is returned. If not, the value of constant_pool [index] is resolved to be the actual pointer or data, and overwrites whatever value was already in constant pool [index].

30

35

5

10

15

20

25

A.2 Pushing Constants onto the Stack (_quick variants)

ldcl_quick

Push item from constant pool onto stack Syntax:

ldcl quick

indexbyt 1

Stack: ...=>...,item

indexbytel is used as an unsigned 8-bit index into
the constant pool of the current class. The item at
that index is pushed onto the stack.

ldc2_quick

Push item from constant pool onto stack

10 Syntax:

ldc2_quick
indexbyte1
indexbyte2

15 Stack: ...=>...,item

indexbyte1 and indexbyte2 are used to construct an
index into the constant pool of the current class. The
constant at that index is resolved and the item at that
index is pushed onto the stack.

20

ldc2w_quick

Push long integer or double float from constant pool onto stack

Syntax:

25

30

ldc2w_quick
indexbyte1
indexbyte2

Stack: ...=>..., constant-word1, constant-word2

indexbytel and indexbyte2 are used to construct an
index into the constant pool of the current class. The
constant at that index is pushed onto the stack.

A.3 Managing Arrays (_quick variants)

35

anewarray quick

Ĺ

Allocate new array of references to objects Syntax:

anewarray_quick indexbyte1 indexbyte2

5

10

15

Stack: ..., size=>result

size must be an integer. It represents the number
of elements in the new array.

indexbyte1 and indexbyte2 are are used to
construct an index into the constant pool of the
current class. The entry must be a class.

A new array of the indicated class type and capable of holding size elements is allocated, and result is a reference to this new array. Allocation of an array large enough to contain size items of the given class type is attempted. All elements of the array are initialized to zero.

If size is less than zero, a

NegativeArraySizeException is thrown. If there is not enough memory to allocate the array, an
OutOfMemoryError is thrown.

multianewarray quick

25 Allocate new multi-dimensional array Syntax:

multianewarray_quick indexbyte1 indexbyte2 dimensions

30

Stack: ..., size1, size2, ... sizen=>result

Each size must be an integer. Each represents the number of elements in a dimension of the array.

indexbyte1 and indexbyte2 are used to construct an index into the constant pool of the current class. The

resulting entry must be a class.

dimensions has the following aspects:

It must be an integer ≥1.

It represents the number of dimensions being created. It must be \le the number of dimensions of the array class.

It represents the number of elements that are popped off the stack. All must be integers greater than or equal to zero. These are used as the sizes of the dimension.

If any of the **size** arguments on the stack is less than zero, a NegativeArraySizeException is thrown. If there is not enough memory to allocate the array, an OutOfMemoryError is thrown.

The **result** is a reference to the new array object.

A.4 Manipulating Object Fields (_quick variants)

putfield_quick

20 Set field in object

Syntax:

putfield2_quick offset unused

25

30

5

10

Stack: ..., objectref, value=>...

objectref must be a reference to an object. value must be a value of a type appropriate for the specified field. offset is the offset for the field in that object. value is written at offset into the object. Both objectref and value are popped from the stack.

If **objectref** is null, a NullPointerException is generated.

35 putfield2 quick

Set long integer or double float field in object

Syntax:

putfield2_quick offset unused

5

10

Stack: ..., objectref, value-word1, value-word2=>...
objectref must be a reference to an object. value
must be a value of a type appropriate for the specified
field. offset is the offset for the field in that
object. value is written at offset into the object.
Both objectref and value are popped from the stack.

If objectref is null, a NullPointerException is generated.

15 getfield_quick

Fetch field from object Syntax:

getfield2_quick
offset
unused

20

25

Stack: ..., objectref=>..., value

objectref must be a handle to an object. The
value at offset into the object referenced by objectref
replaces objectref on the top of the stack.

If objectref is null, a NullPointerException is generated.

getfield2 quick

Fetch field from object Syntax:

getfield2_quick
offset
unused

35

Stack: ..., objectref=>..., value-word1, value-word2

objectref must be a handle to an object. The value at offset into the object referenced by objectref replaces objectref on the top of the stack.

If **objectref** is null, a NullPointerException is generated.


putstatic_quick

Set static field in class Syntax:

10

5

٠.



Stack: ..., value=>...

indexbytel and indexbyte2 are used to construct an index into the constant pool of the current class. The constant pool item will be a field reference to a static field of a class.value must be the type appropriate to that field. That field will be set to have the value value.


putstatic2 quick

Set static field in class Syntax:

25

30

35



Stack: ..., value-word1, value-word2=>...

indexbyte1 and indexbyte2 are used to construct an
index into the constant pool of the current class. The
constant pool item will be a field reference to a
static field of a class. That field must either be a
long integer or a double precision floating point
number. value must be the type appropriate to that
field. That field will be set to have the value value.

getstatic_quick

Get static field from class
Syntax:

5

getstatic_quick indexbyte1 indexbyte2

Stack: ..., =>..., value

indexbytel and indexbyte2 are used to construct an index into the constant pool of the current class. The constant pool item will be a field reference to a static field of a class. The value of that field will replace handle on the stack.

15

20

25

30

getstatic2 quick

Get static field from class Syntax:

getstatic2_quick indexbyte1 indexbyte2

Stack: ..., =>..., value-word1, value-word2

indexbytel and indexbyte2 are used to construct an
index into the constant pool of the current class. The
constant pool item will be a field reference to a
static field of a class. The field must be a long
integer or a double precision floating point number.
The value of that field will replace handle on the
stack

A.5 Method Invocation (_quick variants)

invokevirtual quick

Invoke instance method, dispatching based on run-time type

Syntax:

invokevirtual quick offset nargs

5

10

15

20

25

Stack: ..., objectref, [arg1, [arg2...]] =>...

The operand stack must contain objectref, a reference to an object and nargs-1 arguments. The method block at offset in the object's method table, as determined by the object's dynamic type, is retrieved. The method block indicates the type of method (native, synchronized, etc.).

If the method is marked synchronized the monitor associated with the object is entered.

The base of the local variables array for the new JAVA stack frame is set to point to objectref on the stack, making objectref and the supplied arguments (arg1,arg2,...) the first nargs local variables of the new frame. The total number of local variables used by the method is determined, and the execution environment of the new frame is pushed after leaving sufficient room for the locals. The base of the operand stack for this method invocation is set to the first word after the execution environment. Finally, execution continues with the first instruction of the matched method.

If objectref is null, a NullPointerException is thrown. If during the method invocation a stack overflow is detected, a StackOverflowError is thrown.

30

invokevirtualobject quick

Invoke instance method of class JAVA.lang.Object, specifically for benefit of arrays

Syntax:

35

invokevirtualobject_quick offset 5

10

15

20

25

30

nargs

Stack: ..., objectref, [arg1, [arg2...]] =>...

The operand stack must contain objectref, a reference to an object or to an array and nargs-1 arguments. The method block at offset in JAVA.lang.Object's method table is retrieved. The method block indicates the type of method (native, synchronized, etc.).

If the method is marked synchronized the monitor associated with handle is entered.

The base of the local variables array for the new JAVA stack frame is set to point to objectref on the stack, making objectref and the supplied arguments (arg1,arg2,...) the first nargs local variables of the new frame. The total number of local variables used by the method is determined, and the execution environment of the new frame is pushed after leaving sufficient room for the locals. The base of the operand stack for this method invocation is set to the first word after the execution environment. Finally, execution continues with the first instruction of the matched method.

If objectref is null, a NullPointerException is thrown. If during the method invocation a stack overflow is detected, a StackOverflowError is thrown.

invokenonvirtual quick

Invoke instance method, dispatching based on compile-time type

Syntax:

invokenonvirtual_quick indexbyte1 indexbyte2

35

Stack: ..., objectref, [arg1, [arg2...]] =>...

The operand stack must contain objectref, a reference to an object and some number of arguments. indexbytel and indexbyte2 are used to construct an index into the constant pool of the current class. The item at that index in the constant pool contains a method slot index and a pointer to a class. The method block at the method slot index in the indicated class is retrieved. The method block indicates the type of method (native, synchronized, etc.) and the number of arguments (nargs) expected on the operand stack.

If the method is marked synchronized the monitor associated with the object is entered.

The base of the local variables array for the new JAVA stack frame is set to point to objectref on the stack, making objectref and the supplied arguments (argl, arg2,...) the first nargs local variables of the new frame. The total number of local variables used by the method is determined, and the execution environment of the new frame is pushed after leaving sufficient room for the locals. The base of the operand stack for this method invocation is set to the first word after the execution environment. Finally, execution continues with the first instruction of the matched method.

If objectref is null, a NullPointerException is thrown. If during the method invocation a stack overflow is detected, a StackOverflowError is thrown.

invokestatic quick

Invoke a class (static) method Syntax:

invokestatic_quick
indexbytel
indexbyte2

35

10

15

20

25

Stack: ..., [arg1, [arg2...]] =>...

WO 97/27537 PCT/US97/01307 T

The operand stack must contain some number of arguments. indexbyte1 and indexbyte2 are used to construct an index into the constant pool of the current class. The item at that index in the constant pool contains a method slot index and a pointer to a class. The method block at the method slot index in the indicated class is retrieved. The method block indicates the type of method (native, synchronized, etc.) and the number of arguments (nargs) expected on the operand stack.

If the method is marked synchronized the monitor associated with the method's class is entered.

The base of the local variables array for the new JAVA stack frame is set to point to the first argument on the stack, making the supplied arguments (argl,arg2,...) the first nargs local variables of the new frame. The total number of local variables used by the method is determined, and the execution environment of the new frame is pushed after leaving sufficient room for the locals. The base of the operand stack for this method invocation is set to the first word after the execution environment. Finally, execution continues with the first instruction of the matched method.

If the object handle on the operand stack is null, a NullPointerException is thrown. If during the method invocation a stack overflow is detected, a StackOverflowError is thrown.

30 invokeinterface_quick

Invoke interface method
Syntax:

invokeinterface_quick
idbytel
idbyte2
nargs

35

10

15

20

15

20

30

35

guess

Stack: ..., objectref, [arg1, [arg2...]] =>...

The operand stack must contain objectref, a

5 reference to an object, and nargs-1 arguments. idbyte1
and idbyte2 are used to construct an index into the
constant pool of the current class. The item at that
index in the constant pool contains the complete method
signature. A pointer to the object's method table is
10 retrieved from the object handle.

The method signature is searched for in the object's method table. As a short-cut, the method signature at slot guess is searched first. If that fails, a complete search of the method table is performed. The method signature is guaranteed to exactly match one of the method signatures in the table.

The result of the lookup is a method block. The method block indicates the type of method (native, synchronized, etc.) but the number of available arguments (nargs) is taken from the bytecode.

If the method is marked synchronized the monitor associated with handle is entered.

The base of the local variables array for the new JAVA stack frame is set to point to handle on the stack, making handle and the supplied arguments (arg1,arg2,...) the first nargs local variables of the new frame. The total number of local variables used by the method is determined, and the execution environment of the new frame is pushed after leaving sufficient room for the locals. The base of the operand stack for this method invocation is set to the first word after the execution environment. Finally, execution continues with the first instruction of the matched method.

If objectref is null, a NullPointerException is

thrown. If during the method invocation a stack overflow is detected, a StackOverflowError is thrown.

guess is the last guess. Each time through, guess is set to the method offset that was used.

5

A.6 Miscellaneous Object Operations (quick variants)

new_quick

Create new object

10 Syntax:

new_quick	_
indexbytel	
indexbyte2	

15 Stack: ...=>...,objectref

indexbyte1 and indexbyte2 are used to construct an
index into the constant pool of the current class. The
item at that index must be a class. A new instance of
that class is then created and objectref, a reference
to that object is pushed on the stack.

checkcast_quick

Make sure object is of given type Syntax:

25

20

checkcast_quick
indexbytel
indexbyte2

Stack: ..., objectref=>..., objectref

30

35

objectref must be a reference to an object.
indexbyte1 and indexbyte2 are used to construct an
index into the constant pool of the current class. The
object at that index of the constant pool must have
already been resolved.

checkcast then determines whether objectref can be

PCT/US97/01307

WO 97/27537

cast to a reference to an object of class class. A null reference can be cast to any class, and otherwise the superclasses of objectref's type are searched for class. If class is determined to be a superclass of objectref's type, or if objectref is null, it can be cast to objectref cannot be cast to class, a ClassCastException is thrown.

instanceof_quick

Determine if object is of given type Syntax:

instanceof_quick	
indexbytel	
indexbyte2	٦

15

20

25

Stack: ..., objectref=>..., result

objectref must be a reference to an object.
indexbyte1 and indexbyte2 are used to construct an
index into the constant pool of the current class. The
item of class class at that index of the constant pool
must have already been resolved.

Instance of determines whether objectref can be cast to an object of the class class. A null objectref can be cast to any class, and otherwise the superclasses of objectref's type are searched for class. If class is determined to be a superclass of objectref's type, result is 1 (true). Otherwise, result is 0 (false). If handle is null, result is 0 (false).

WO 97/27537 PCT/US97/01307 —

CLAIMS

5

10

15

20

25

We claim:

 A dual instruction set processor having a native instruction set, said dual instruction set processor comprising:

> a translation unit configured to decode virtual machine instructions in a set of virtual machine instructions to native instructions of said dual instruction set processor wherein said virtual machine instruction set is different from said native instruction set;

an instruction decoder configured to decode said native instructions from said translation unit, and from a memory wherein said instruction decoder is coupled to said translation unit in a first mode of operation and coupled to said memory in a second mode of operation; and

an instruction execution unit configured to execute decoded native instructions from said instruction decoder.

2. The dual instruction set processor of Claim 1 wherein said translation unit is coupled to said instruction decoder in response to execution of a set mode instruction by said instruction execution unit.

3. The dual instruction set processor of Claim 1 wherein said instruction decoder is a VLIW instruction decoder.

- 4. The dual instruction set processor of Claim 1 wherein said instruction decoder is a CISC instruction decoder.
- 35 5. The dual instruction set processor of Claim 1 wherein said instruction decoder is a RISC instruction

10

15

20

decoder.

6. A dual instruction set processor configured
 5 to communicatively connect to a network and to a local memory, said dual instruction set processor comprising:

a first instruction decoder configured to decode a first plurality of instructions in a first set of instructions received from either said network, or from said local memory;

a second instruction decoder configured to decode a second plurality of instructions in a set second instructions wherein said second set of instructions is different from said first set of instructions; and

an instruction execution unit configured to execute said first plurality of instructions decoded by said first instruction decoder, and to execute said second plurality of instructions decoded by said second instruction decoder.

- 7. The dual instruction set processor of Claim 6 wherein said first instruction decoder is configured to decode a set mode instruction, said set mode instruction being one of said first instructions, and in response thereto the response thereto the response thereto.
- instruction being one of said first instructions, and in response thereto, to pass an instruction subsequent to said set mode instruction to said second instruction decoder.
- 30 8. The dual instruction set processor of Claim 6 wherein each of said first instructions is a virtual machine instruction.
- 9. The dual instruction set processor of Claim 8
 35 wherein said virtual machine instruction includes an opcode.

10. The dual instruction set processor of Claim 6 wherein said network is the Internet.

- 11. The dual instruction set processor of Claim 6
 5 wherein said network is an intranet network.
 - 12. A dual instruction set processor configured to communicatively connect to a network and to a local memory, and operable in one of two modes, said dual instruction set processor comprising:

a first instruction decoder configured to decode instructions in a first instruction set and to generate first decoded instructions in response thereto;

a second instruction decoder configured to decode instructions in a second instruction set and to generate second decoded instructions in response thereto;

an instruction execution unit configured to execute said first decoded instructions and said second decoded instructions;

wherein in one mode of operation, said first instruction decoder and said instruction execution unit operate upon the instructions received from said network; and in said second mode of operation said first instruction decoder, said second

instruction decoder, and said instruction execution unit operate upon the instructions received from said local memory.

- 13. A computer system capable of being communicatively connected to a public carrier network, said computer system comprising:
- a communication interface unit capable of being communicatively connected to said network

10

15

20

25

5

10

15

20

and capable of receiving a first set of instructions;

a memory capable of storing a computer program of a second set of instructions, said second set of instructions being collectively different from said first set of instructions;

a microprocessor connected to said communication interface unit to receive said first set of instructions therefrom; and connected to said memory to receive said second set of instructions therefrom; said microprocessor comprising:

> a first instruction decoder configured to decode instructions in a first instruction set and to generate first decoded instructions in response thereto;

> a second instruction decoder configured to decode instructions in a second instruction set and to generate second decoded instructions in response thereto; and

> an instruction execution unit configured to execute said first decoded instructions and said second decoded instructions.

25

- 14. The system of Claim 13 wherein said first instruction decoder is configured to decode a set mode instruction, said set mode instruction being an instruction in said first set of instructions, and in response thereto, to activate said second instruction decoder to decode a second instruction subsequent to said set mode instruction.
- 15. The system of Claim 13 wherein each instructions in said first set of instructions is a virtual machine instruction.

WO 97/27537 PCT/US97/01307

16. The system of Claim 15 wherein said virtual machine instruction includes an opcode.

- 17. The system of Claim 13 wherein said network is the Internet network.
 - 18. The system of Claim 13 wherein said network is an intranet.
- 10 19. A dual instruction set processor comprising:
 - a first instruction decoder capable of decoding a first plurality of instructions;
 - a stack, cooperating with said first instruction decoder;
- a second instruction decoder capable of decoding a second plurality of instructions;
 - a flat register, cooperating with said second instruction decoder; and
 - an instruction execution unit cooperating with said stack and said flat register to execute said first plurality of instructions and said second plurality of instructions.
- 20. The dual instruction set processor of
 Claim 19 wherein said first instruction decoder is configured to decode a set mode instruction, said set mode instruction being one of said first instructions, and in response thereto, to activate said second instruction decoder to decode a second instruction
 subsequent to said set mode instruction.
 - 21. The dual instruction set processor of Claim 19 wherein said network is the Internet network.
- 35 22. The dual instruction set processor of Claim 19 wherein said network is an intranet.

WO 97/27537

5

10

15

23. A method of generating executable code for a computer program in source code form, said method comprising:

determining whether said executable code is for execution by a microprocessor communicatively connected to a network and receiving said executable code therefrom for execution;

determining whether said executable code is for execution by a microprocessor connected to a local memory and receiving said executable code therefrom for execution; and

generating a first executable code with code verification in the event said first executable code is to be received from said network for execution by said microprocessor; or

generating a second executable code without code verification in the event said second executable code is to be received from said local memory for execution by said microprocessor.

20

25

30






FIG. 1A

SUBSTITUTE SHEET (RULE 26)







SUBSTITUTE SHEET (RULE 26)

-		CACHE <u>304</u>	
FETCH <u>301</u>	DECODE <u>302</u>	EXECUTE 303	WRITE-BACK 305

FIG. 3




SUBSTITUTE SHEET (RULE 26)



SUBSTITUTE SHEET (RULE 26)









FIG. 4D








FIG. 6A






SUBSTITUTE SHEET (RULE 26)

ي الروميدوم و الرماء الماء ما الرام

12/13



SUBSTITUTE SHEET (RULE 26)




FIG. 7




FIG. 8

SUBSTITUTE SHEET (RULE 26)

PCT

WORLD INTELLECTUAL PROPERTY ORGANIZATION International Bureau




INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification 6:		(11) International Publication Number: WO 97/27537
G06F 9/318	A3	(43) International Publication Date: 31 July 1997 (31.07.97)
(21) International Application Number: PCT/US9 (22) International Filing Date: 23 January 1997 (2)		DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT,
(30) Priority Data: 60/010,527 24 January 1996 (24.01.96) 643,104 2 May 1996 (02.05.96)	-	Published With international search report. Before the expiration of the time limit for amending the claims and to be republished in the event of the receipt of amendments.
 (71) Applicant: SUN MICROSYSTEMS, INC. [US/US Garcia Avenue, Mountain View, CA 94043-1100 (1 (72) Inventors: TREMBLAY, Marc; Apartment #3, 801 W Street, Palo Alto, CA 94301 (US). O'CONNOR, Michael; 345 Ruth Avenue, Mountain View, CA (US). 	US). Vaverle , Jame	(88) Date of publication of the international search report: 16 October 1997 (16.10.97) s,
(74) Agents: GUNNISON, Forrest, E. et al.; Skjerven, MacPherson, Franklin & Friel, Suite 700, 25 Metri San Jose, CA 95110 (US).		

(54) Title: A PROCESSOR FOR EXECUTING INSTRUCTION SETS RECEIVED FROM A NETWORK OR FROM A LOCAL MEMORY

(57) Abstract

A dual instruction set processor can decode and execute both code received from a network and other code supplied from a local memory. Thus, the dual instruction set processor is capable of executing two different types of instructions, from two different sources, permitting the dual instruction set processor to have maximum efficiency. A computer system with the foregoing described dual instruction set processor, a local memory, and a communication interface device, such as a modem, for connection to a network, such as the Internet or an intranet, can be optimized to execute, for example, JAVA code from the network, and to execute non-JAVA code stored locally, or on the network but in a trusted environment or an authorized environment.



FOR THE PURPOSES OF INFORMATION ONLY

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

AM	Armenia	GB	United Kingdom	MW	Malawi
AT	Austria	GE	Georgia	MX	Mexico
ΑÜ	Australia	GN	Guinea	NE	Niger
BB	Barbados	GR	Greece	NL	Netherlands
BE	Belgium	HU	Hungary	NO	Norway
BF	Burkina Faso	12	Ireland	NZ	New Zealand
BG	Bulgaria	IT	Italy	PL	Poland
BJ	Benin	JP	Japan	PT	Portugal
BR	Brazil	KE	Kenya	RO	Romania
BY	Belarus	KG	Kyrgystan	RU	Russian Federation
CA	Canada	KP	Democratic People's Republic	SD	Sudan
CF	Central African Republic	•••	of Korea	SE	Sweden
CG	Congo	KR	Republic of Korea	SG	
CH	Switzerland	KZ	Kazakhatan	SI	Singapore
CI	Côte d'Ivoire	LI	Liechtenstein	SK	Slovenia
CM	Cameroon	LK	Sri Lanka		Slovakia
CN	China	LR	Liberia	SN	Senegal
CS	Czechoslovakia	LT	Lithuania	SZ	Swaziland
cz	Czech Republic	LU		TD	Chad
DE	Germany		Luxembourg	TG	Togo
DK	Denmark	LV	Larvin	TJ	Tajikistan
EE	Estonia	MC	Monaco	TT	Trinidad and Tobago
ES		MD	Republic of Moldova	UA	Ukraine
FI.	Spain Finland	MG	Madagascar	UG	Uganda
	* *************************************	ML	Mali	us	United States of America
FR GA	France	MN	Mongolia	UZ	Uzbekistan
GA.	Gabon	MR	Mauritania	VN	Viet Nam

Ir stional Application No PCT/US 97/01307

	IFICATION OF SUBJECT MATTER		
IPC 6	G06F9/318		
According	to International Patent Classification (IPC) or to both national cl	assification and IPC	
B. FIELD	S SEARCHED		
Minamum of IPC 6	focumentation searched (classification system followed by classified $G06F$	ication symbols)	
Documenta	tion searched other than minimum documentation to the extent the	nat such documents are included in the fields a	searched
Electronic o	data base consulted during the international search (name of data	base and, where practical, search terms used)	
C. DOCUM	IENTS CONSIDERED TO BE RELEVANT		
Category *	Citation of document, with indication, where appropriate, of th	e relevant passages	Relevant to claim No.
X	EP 0 169 565 A (NIPPON ELECTRIC January 1986	CO) 29	1,2
Y	see page 3, line 5 - page 4, l page 10, lines 18-25 ; page 17, 19-36		3-5
Ρ,Υ	EP 0 709 767 A (SUN MICROSYSTEM May 1996	S INC) 1	3-5
P,A	see the whole document		6,12,13, 19
x	EP 0 199 173 A (HITACHI LTD) 29	October October	1
Y	see column 3, lines 30-50; colu 30 - column 12, line 48	mn 11, line	6,8,9, 12,13, 15,16
A			19
		-/	
X Furt	ner documents are listed in the continuation of box C.	Patent family members are listed in	n annex.
"A" docume conside "E" earlier d filing d docume which i citation "O" docume other m"P" document	nt which may throw doubts on priority claim(s) or s cited to establish the publication date of another or other special reason (as specified) nt referring to an oral disclosure, use, exhibition or	T later document published after the inter or priority date and not in conflict wit cited to understand the principle or the invention. 'X' document of particular relevance; the cannot be considered novel or cannot involve an inventive step when the doc 'Y' document of particular relevance; the cannot be considered to involve an involve an involve an involvent is combined with one or ments, such combination being obvious in the art. '&' document member of the same patent if	h the application but cory underlying the daimed invention be considered to turnent is taken alone daimed invention rentive step when the ore other such docu- is to a person skilled
	actual completion of the international search	Date of mailing of the international sea	
14	August 1997	0 2. 09. 97	
Name and m	auling address of the ISA European Patent Office, P.B. 5818 Patentiaan 2 NL - 2280 HV Rijswajk Tel. (+ 31-70) 340-2040, Tx. 31 651 epo nl, Fax: (+ 31-70) 340-3016	Authorized officer Klocke, L	
	10 (second sheet) (July 1993)		

Form PCT/ISA/210 (second sheet) (July 1992)

Inv tonal Application No PCI/US 97/01307

C/Continu	DOCUMENTS CONSIDERED TO BE RELEVANT	PC1/US 97/01307
Category *		Relevant to claim No.
Υ	EP 0 506 021 A (MICROSTAR LAB INC) 30 September 1992	6,8,9, 12,13, 15,16
	see page 4, lines 39-55	
X	IBM TECHNICAL DISCLOSURE BULLETIN, vol. 30, no. 10, March 1988, page 308/309 XP000023134 "SYSTEM/370 EMULATOR ASSIST PROCESSOR FOR A REDUCED INSTRUCTION SET COMPUTER" see the whole document	1
A	ELECTRONICS, vol. 48, no. 3, 6 February 1975, pages 114-115, XP002030199 C.W. MOSER,JR.: "Increasing an instruction set without increasing word length" see the whole document	6,12,13, 19
A	DR. DOBBS JOURNAL, vol. 20, no. 8, 1 August 1995, page 56, 58, 60/61, 101/102 XP000570180 HOFF VAN A: "JAVA AND INTERNET PROGRAMMING" see page 58, left column, paragraph 2; page 61, left column, section 'Security'	23
1	TECHNOLOGY OF OBJECT ORIENTED LANGUAGES & SYSTEMS PROCEEDINGS OF THE INTERNATIONAL CONFERENCE, 13 November 1989, pages 355-361, XP000616964 HEUSER L ET AL: "LANGUAGE CONSTRUCTS TO EXPRESS DISTRIBUTION OF OBJECT-ORIENTED APPLICATIONS" see page 359, left column, lines 30-33	23
	SIGPLAN NOTICES, vol. 24, no. 3, 1 March 1989, pages 79-84, XP000566684 GROGONO P: "COMMENTS, ASSERTIONS, AND PRAGMAS" see page 81, line 10 - 30; page 81, line 44 - page 82, line 2	23
	K.JENSEN AND N.WIRTH: "PASCAL user manual and report" 1975 , SPRINGER-VERLAG , NEW YORK,US XP002037753 see page 100, line 1 - page 101, line 20	23

2

Form PCT/ISA/210 (continuation of second sheet) (July 1992)

rnational application No.

PCT/US 97/01307

Box 1 Observations where certain claims were found unsearchable (Continuation of item 1 of first sheet)
This International Search Report has not been established in respect of certain claims under Article 17(2)(a) for the following reasons:
Claims Nos.: because they relate to subject matter not required to be searched by this Authority, namely:
2. Claims Nos.: because they relate to parts of the International Application that do not comply with the prescribed requirements to such an extent that no meaningful International Search can be carried out, specifically:
3. Claims Nos.: because they are dependent claims and are not drafted in accordance with the second and third sentences of Rule 6.4(a).
Box II Observations where unity of invention is lacking (Continuation of item 2 of first sheet)
This International Searching Authority found multiple inventions in this international application, as follows:
see annexed sheet
As all required additional search fees were timely paid by the applicant, this International Search Report covers all searchacle claims.
2. As all scarchable claims could be searched without effort justifying an additional fee, this Authority did not invite payment of any additional fee.
3. As only some of the required additional search fees were timely paid by the applicant, this International Search Report covers only those claims for which fees were paid, specifically claims Nos.:
4. No required additional search fees were timely paid by the applicant. Consequently, this International Search Report is restricted to the invention first mentioned in the claims; it is covered by claims Nos.:
Remark on Protest The additional search fees were accompanied by the applicant's protest. No protest accompanied the payment of additional search fees.

Form PCT.ISA.210 (continuation of first sheet (1)) (July 1992)

FURTHER INFORMATION CONTINUED FROM PCT/ISA/210

- 1. Claims 1-22: Dual instruction computer, i.e. the ability to execute two different sets of instructions by means of two different decoders.
- 2. Claim 23 : Method of generating executable code from source code, specially dependent on whether the executable code is to be held in local memory or received via a network.

information on patent family members

Intervional Application No

Patent document cited in search report	rt	Publication date	Patent family member(s)	Publication date
EP 0169565	A	29-01-86	JP 1728809 C JP 4012853 B JP 61033546 A DE 3585755 A US 4839797 A	29-01-93 05-03-92 17-02-86 07-05-92 13-06-89
EP 0709767	Α	01-05-96	JP 9026876 A	28-01-97
EP 0199173	A	29-10-86	JP 6058629 B JP 61231632 A JP 7024025 B JP 62038943 A DE 3650602 D DE 3650602 T DE 3689595 D DE 3689595 T EP 0476722 A US 5455955 A	03-08-94 15-10-86 15-03-95 19-02-87 03-04-97 12-06-97 17-03-94 19-05-94 25-03-92 03-10-95
EP 0506021	A	30-09-92	NONE	